

THOMSON-EFCIS

Integrated Circuits

EFB7512

ADVANCE INFORMATION

SINGLE CHIP ASYNCHRONOUS FSK MODEM


The EFB7512 is a single chip asynchronous Frequency Shift Keying (FSK) voice-band modem.

Operating at rates up to 75, 1200 bits per second, it is compatible with the applicable CCITT recommended standards for V23 type modems. This device provides the essential CCITT V.24, V.25 and V.54 terminal control signal at TTL levels.

- Monolithic device includes both transmit and receive filters
- Standard low cost crystal (3.579 MHz)
- ± 5 % power supplies [+ 5 V, - 5 V]
- Separate analog and digital ground pins reduce system noise problems
- Available clock for UART (19.200 Hz)
- Reference voltage internally generated, to avoid noise and supply drift
- 75 bds transmission/75 bds reception H.D 2.wires or F.D 4.wires
- 1200 bds transmission/1200 bds reception H.D 2 wires or F.D 4 wire
- 75 bds transmission /1200 bds reception operation
- 1200 bds transmission /75 bds reception operation
- Low power consumption : 100 mW typical
- Direct interface to the THOMSON-EFCIS EF6850, UART.
- Fixed compromise line equalizer


SINGLE CHIP ASYNCHRONOUS FSK MODEM

CASE CB-180



P SUFFIX
PLASTIC PACKAGE

BLOCK DIAGRAM



PIN ASSIGNMENT

TEST	1	MC/BC
RTS	2	TxO
GND0	3	CLK
V+	4	RxCLK
RFO	5	TxCLK
ATO	6	Xtal IN
V-	7	XtalOUT
RAI75	8	RDI
RAI1200	9	DCO
GND1	10	RxD
RSA	11	VREF

LF87512

ABSOLUTE MAXIMUM RATINGS *

Rating	Symbol	Value	Unit
Supply voltage	V ⁺	+7V	V
Supply voltage	V-	-7V	V
Analog input range	V _{IN}	V ⁻ ≤ V _{IN} ≤ V ⁺	V
Digital input range	V _I	GND ≤ V _I ≤ V ⁺	V
Operating temperature range	T _A	0 to 70	°C
Storage temperature range	T _{SIG}	-55 to +125	°C
Pin temperature (Soldering, 10 s)		260	°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Standard CMOS handling procedures should be employed to avoid possible damage to device.

ELECTRICAL OPERATING CHARACTERISTICS

Parameter	Symbol	Min	Nominal	Max	Unit
Positive Supply Voltage	V ₊	4.75	5.0	5.25	V
Negative Supply Voltage	V-	-5.25	-5.0	-4.75	V
V ⁺ Operating current	I _{CC}	-	-	10	mA
V ⁻ Operating current	I _{BB}	-10	-	-	mA

D.C. AND OPERATING CHARACTERISTICS

(T_A = 0° C to +70° C, V⁺ = +5V ± 5%, V⁻ = -5V ± 5%, GNDA = 0V, GNDD = 0V, unless otherwise noted).

DIGITAL INTERFACE (TEST, RTS, DCD, RxD; TxCLK, RxCLK, CLK, TxD, MC/BC)

Parameter	Symbol	Min	Typ (1)	Max	Unit
Input Current (V _{IL} min ≤ V _I ≤ V _{IH} max)	I _I	-	-	+3	mA
Output low level current (V _{OL} = 0.4V)	I _{OL}	1.6	-	-	mA
Output high level current (V _{OH} = 2.8V)	I _{OH}	-	-	-250	μA
Input low voltage	V _{IL}	GNDD	-	0.8	V
Input high voltage	V _{IH}	-2.4	-	V ⁺	V

Note : 1 - Typical values are for T_A = 25° C and nominal power supply values.

D.C. AND OPERATING CHARACTERISTICS (continued)

(TA = 0°C to +70°C, V⁺ = +5V ± 5%, V⁻ = -5V ± 5%, GNDA = 0V, GNDD = 0V, unless otherwise specified)

ANALOG INTERFACE, RECEIVE FILTER (RAI 75, RAI 1200, RFO)

Parameter		Symbol	Min	Typ (1)	Max	Unit
Input leakage current, (1-3V < V _{IN} < 3V)	RAI	I _{BRI}	-	±1	±3	µA
Input resistance,	RAI	R _{IRI}	1	3	-	MΩ
Output offset voltage	RFO	V _{OOSR}	-	-	±300	mV
Output voltage swing, (RL ≥ 10 kΩ)	RFO	V _{ORI}	-	-	±2	V
Load capacitance,	RFO	C _{LRI}	-	-	20	pF
Load resistance,	RFO	R _{LR}	10	-	-	kΩ
Input voltage swing		V _{IRI}	-3	-	+3	V
Signal frequency distortion products at maximum signal level		C _{DPR}	-	-40	-	dB

ANALOG INTERFACE RECEIVE DEMODULATOR INPUT (RDI)

Parameter		Symbol	Min	Typ (1)	Max	Unit
Input current		I _{in}	-1	-	1	µA
Maximum detection level to valid DCD output		N ₁	-	1.3	-	V
Minimum detection level to valid DCD output		N ₂	-	.92	-	V
Hysteresis effect		N ₁ /N ₂	1.26	-	1.6	
			2	2.9	4	dB

ANALOG INTERFACE, RECEIVE SLICER ADJUST (RSA)

Parameter		Symbol	Min	Typ	Max	Unit
Input current		I _{in}	-1	-	+1	µA
Input voltage		V _I	V _{REF}	V _{REF} /2	GNDA	V

ANALOG INTERFACE, TRANSMIT OUTPUT (ATO)

Parameter		Symbol	Min	Typ (1)	Max	Unit
Output DC offset, (RTS connected to V _{DD})		V _{OS}	-	-	±250	mV
Load capacitance		C _L	-	-	20	pF
Load resistance		R _L	10	-	-	kΩ
Output voltage swing (R _L = 10 kΩ, C _L = 20 pF)	390 Hz	V _O	-	3.5	-	V _{PP}
	450 Hz/390 Hz ampl. ratio	-	-	0.5	-	dB
	1300 Hz	V _O	-	3.5	-	V _{PP}
	2100 Hz/1300 Hz ampl. ratio	-	-	-1.7	-	dB
RTS attenuation ratio efficiency		-	55	-	-	dB

(1) Typical values for TA = 25°C and nominal power supply values.

ANALOG INTERFACE, REGULATED VOLTAGE (V_{REF})

DR

Parameter	Symbol	Min	Typ (1)	Max	Unit
Output voltage	V _{OR}	- 2.5	- 2	- 1.5	V
Load resistance	R _{LR}	10	-	-	kΩ
Load capacitance	C _{LR}	-	-	20	pF

(1) Typical values for T_A = 25°C and nominal power supplies values.

DYNAMIC CHARACTERISTICS


RECEIVE FILTER TRANSFER CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Unit
Absolute passband gain at 525 or 2100 Hz (V _{RFO} , R _L = ∞)	G _{AR}	- 3.2	- 2.9	- 2.6	dB
Gain relative to gain at 525 or 2100 Hz	2100 Hz 525 Hz				
Maximum input signal	G _{RR}	-	- 65	- 55	dB
380 Hz	95 Hz				
460 Hz	115 Hz	"	- 65	- 55	dB
1100 Hz	275 Hz	"	- 4.7	- 4.4	dB
2800 Hz	700 Hz	"	- 23	- 20	dB
10000 Hz	2500 Hz	"	- 10	- 8.5	dB


DIGITAL INTERFACE

Parameter	Symbol	Min	Typ	Max	Unit
Capacitance	C _{IB}	-	-	10	pF
Input rise-time, fall-time, measured between 0.8 V and 2.4 V	t _{THL} , t _{TLH}	-	20	-	ns
Output rise-time, fall time between 0.4 V and 2.8 V (1)	t _{THL} , t _{TLH}	-	50	-	ns

(1) Driving one 74L or 74LS TTL load plus 30 pF.



CASE CB-180

P SUFFIX
PLASTIC PACKAGE

PIN DESCRIPTION

COMMON SECTION

NAME	N°	FUNCTION	DESCRIPTION
V ⁺	4	Positive power supply	+ 5 V
V ⁻	7	Negative power supply	- 5 V
\ GNDA	10	Ground	Pin10 serves as the ground return for the analog circuits of the transmit and receive section. The analog ground is not internally connected to the digital ground. The digital and analog grounds should be tied together as close as possible to the system supply ground.
\ GNDD	3	Ground	Pin3 serves as the digital ground return for the internal clock. The digital ground is not internally connected to the analog ground. The digital and analog grounds should be tied together as close as possible to the system supply ground.
Xtal IN	17	Oscillator input	This pin corresponds to the input of the inverter of the oscillator. It is normally connected to an external crystal, but may also be connected to a pulse generator. The nominal frequency of the oscillator is 3.579545 MHz.
Xtal OUT	16	Oscillator output	This pin corresponds to the output of an inverter with sufficient loop gain to start and maintain the crystal oscillating.
VREF	12	Regulated voltage	This output carries an internally regulated reference voltage. By means of an external potentiometer connected between VREF and GNDA, an adjustable reference voltage may be applied to RSA. The adjustment of RSA is to optimize the discrimination of high and low frequencies of the same channel. The voltage applied to RSA is approximately VREF/2.
CLK	20	CLOCK	This input delivers a clock signal, the frequency of which is 19200 Hz (+ 1 %)
MC/BC	22	Main channel/back channel	This input selects transmission on the main channel or backchannel and defines the modulation rate according to the European standard. Reception is in the opposite configuration if TEST is on a high state. (refer to functional description)

TRANSMIT SECTION

RTS	2	Request to send	When a low state is present on input RTS, the EFB7512 delivers on output ATO a sinusoidal signal at a frequency which depends on input TXD. When a high state is present on input RTS, output ATO is tied to the analog ground.
TxD	21	Transmit data	This input selects the high frequency or low frequency at the TRANSMITTED CARRIER output pin (ATO) : <ul style="list-style-type: none"> • a high state selects the low frequency, • a low state selects the high frequency.
TxCLK	18	Transmit clock	This input delivers a clock signal, the frequency of which is 16 times the modulation rate ($\pm 1\%$). The logic state duration is compatible to the UART clock specification.
ATO	6	Analog transmit output	When a low state is present on RTS, the EFB7512 delivers on output ATO a sinusoidal signal centered on the analog ground, with an amplitude of 3.5 V peak to peak. DC = 0


RECEIVE SECTION

TEST	1	Main channel/back channel	When this input is high, the demodulator is tuned on the transmission modulation rate.
RFO	5	Receive filter output	This analog output must be connected to a high pass filter and slicer, with sufficient gain to satisfy the level detection conditions.
RAI 75	8	Receive analog input	(75 bds line signal reception) Input for 75 bds modulated analog signal of an amplitude lower than 6V peak to peak and centered on analog ground.
RAI 1200	9	Receive analog input	(1200 bds line signal reception). Input for 1200 bds modulated analog signal of amplitude lower than 6V peak to peak and centered on analog ground.
RDI	15	Receive demodulator input	This is the input of the demodulator. First, the analog signals are passed through level detection comparators and zero crossing detector.
RSA	11	Receive slicer adjust	Input of the decision comparator optimizing discrimination between high and low frequencies.
DCD	14	data carrier detect	This output is low when the EFB7512 receives on input RDI a sinusoidal signal with amplitude higher than N1. This output is high when the EFB7512 receives on input RDI a sinusoidal signal with amplitude lower than N2. Within the N1 - N2 range, the detection system presents an hysteresis.
RxD	13	Receive data	This output is low when a high frequency signal is present on input RDI, and high when a low frequency signal is present on input RDI. Without CARRIER On pins RAI, this output is high.
RxCLK	19	Receive clock	This output delivers a clock signal, the frequency of which is 16 times of demodulation rate. ($\pm 1\%$) the logic state duration is compatible to the UART clock specification.

FUNCTIONAL DESCRIPTION

CLOCK GENERATION

Crystal :
NYMPH, NYP 035A-18



*Capacitor values vary with different crystal manufacturers

DEMODULATOR

An analog multiplexer selects RAI 75 inout or RAI 1200 input according to the demodulation rate selected by the MC/BC and TEST inputs (refer to demodulator functional characteristics). When the analog signal on RDI conforms to certain criteria, output DCD detects it and output RxD delivers a digital signal, the logic state of which depends on the analog signal frequency.

CLOCK GENERATOR

This part of the circuit generates from a 3.58 MHz crystal all the internal clocks necessary to the correct performance of the EFB7512, i.e. clocks for the switched capacitor filters as well as those for the sinewave generator. The circuit also delivers on RxCLK and TxCLK, the clocks needed by the UART.

3.579 MHz

REFERENCE VOLTAGE GENERATOR

This part of the circuit generates a regulated voltage on VREF which is used to adjust detection thresholds. It is independent of power supply values.

With a minimum number of external components, the EFB7512 performs all the functions of modulation, demodulation and filtering necessary to meet the requirements of CCITT Recommendation V.23

This circuit is in four parts :

- a modulator,
- a demodulator,
- a clock generator,
- a reference voltage generator.

Note : The description of the demodulator also covers a subsystem, external to the circuit proper and having the following functions (refer to typical application annex)

- high-pass filter,
- amplification,
- slicer.

MODULATOR

When input RTS is low, output ATO delivers a sinusoidal signal, the frequency of which depends on MC/BC and TxO.

18/07/89

FUNCTIONAL CHARACTERISTICS

MODULATOR

- Modulation conditions:

RTS	ATO
"L"	FSK modulated signal
"H"	GNDA

- Transmitted frequencies :

(for details of frequency selection see PIN DESCRIPTION - ATO)

MC/BC	Modulation rate	TxD	R.35 and V.23 Recommendations (Hz)	Frequency generated from a 3.579545 MHz crystal	Error (Hz)
SN00	75 bauds	"H"	390 ± 2	389.52	- 0.48
		"L"	450 ± 2	450.20	+ 0.20
V+	1 200 bauds	"H"	1 300 ± 10	1 299.70	- 0.34
		"L"	2 100 ± 10	2 097.40	- 2.61

DEMODULATOR

- Frequencies received on RDI

Analog signals centered on analog ground are received on input RDI.

RECEIVE DEMODULATION RATE

The receive demodulation rate depends on MC/BC and TEST inputs as follows :

MC/BC	TEST	DEMODULATION RATE	FREQUENCIES (recommendation V23)
H	H	1200	1300 ± 16 2100 ± 16
L	H	75	390 450
H	L	75	390 450
L	L	1200	1300 ± 16 2100 ± 16

• Level detection conditions

Input RDI drives a signal detector the output of which (DCD) is at logic "0" if the level of signal RDI is higher than N1. The output of this detector is at logic "1" if the level of signal RDI is lower than N2. This detector has a hysteresis effect : N1/N2.

• Timing detection conditions

The timing performance of the level detector (DCD) conforms to CCITT Recommendation V.24.

Under normal working conditions, output DCD is :


- low if signal RDI conforms to the level detection condition,

Output DCD goes from high to low when signal RDI conforms to the level detection conditions for 20 ms or more.

Output DCD does not go from high to low when signal RDI conforms to the level detection conditions for 10 ms or less.

Output DCD goes from low to high when signal RDI does not conform to the level detection conditions for 15 ms or more.

Output DCD does not go from low to high when signal RDI does not conform to the level detection conditions



Modulation Rate	DCD Transition	Min	Typ (1)	Max	Unit
1200 bds	T_1	10	13	20	ns
	T_2	5	13	15	ns
75 bds	T_1	-	43	80	ns
	T_2	15	43	80	ns

(1) Typical values for $T_A = 25^\circ\text{C}$ and nominal power supply values.

• Demodulated signal

Under normal working conditions, signal Rx D conforms to the following table :

Demodulation Rate	Level received on RDI	DCD	Frequency received on RAI (Hz)		Rx D
			RAI 75	RAI 1200	
1200 bds	> N ₁	"L"	"X"	1300	"H"
	> N ₁	"L"	"X"	2100	"L"
	< N ₂	"H"	"X"	"X"	"J"
75 bds	> N ₁	"L"	390	"X"	"H"
	> N ₁	"L"	450	"X"	"L"
	< N ₂	"H"	"X"	"X"	"J"

• REFERENCE VOLTAGE GENERATOR

The VREF output carries a regulated reference voltage.

An external potentiometer, connected between VREF and GND A, can supply a regulated voltage to input RSA.


Adjustment of RSA optimizes the discrimination between the high and low frequencies.

TYPICAL PERFORMANCES

These typical performances are achieved with the environment described further. (See Annex II).

• Transmitted spectrum

The signal transmitted from output ATO conforms to the following specification, whatever the transmitted data:



• Receiver

Measurement conditions

Local transmit level : -2 dBm on 75 baud back channel.
Receive level : -25 dBm, with 511 bit pseudo-random test pattern.

Isochronous distortion

Table below shows the typical isochronous distortion values obtained with the EFB7512, which conform to the CCETT specifications for videotex applications. The characteristics of CCETT lines used for measurements are given in Annex I.

LINE	1200 RECEPTION	75 RECEPTION
Line 1 (flat)	10 %	
Line 2	14 %	
Line 3	14 %	
Line 4	12 %	

Bit error rate

The typical bit error rates versus white noise are as follows.

	1200 bds. reception		75 bds. reception	
	S/N	BER	S/N	BER
on line 1	6.4 dB	$2 \cdot 10^{-3}$		
on line 2	5.5 dB	$2 \cdot 10^{-3}$		
on line 3	6.8 dB	$2 \cdot 10^{-3}$		
on line 4	6.5 dB	$2 \cdot 10^{-3}$		

Transmit section (A 4)

The transmit section comprises a single operational amplifier capable of driving a load of 600Ω , which can also be used to adjust the transmit level.

Duplexer (A1)

This amplifier provides the 2 wire/4 wire separation function and enables a low cost standard non-differential transformer (ratio 1:1) to be used. The duplexer principle provides a gain of 6 dB for the received signal.

Peak-limiting filter

This section is made of two operational amplifiers and performs three functions :

- peak-limiting amplifier, designed to meet the signal detector levels according to the signal received from the phone line.
- High-pass filter (12 dB per octave) to overcome the DC component of the signal to be demodulated.
- Low-pass filter to protect against the inherent noise of the receive filter.

