

LM1889 TV Video Modulator

General Description


The LM1889 is designed to interface audio, color difference, and luminance signals to the antenna terminals of a TV receiver. It consists of a sound subcarrier oscillator, chroma subcarrier oscillator, quadrature chroma modulators, and RF oscillators and modulators for two low-VHF channels.

The LM1889 allows video information from VTR's, games, test equipment, or similar sources to be displayed on black and white or color TV receivers. When used with the MM57100 and MM53104, a complete TV game is formed.


Features

- dc channel switching
- 12V to 18V supply operation
- Excellent oscillator stability
- Low intermodulation products
- 5 Vp-p chroma reference signal
- May be used to encode composite video

Block Diagram



DC Test Circuit



Absolute Maximum Ratings					
Op/V Voltage V14, V16 max	19 Vdc				
Dissipation Package (Note 1)	1390 mW				
Operating Temperature Range	0°C to +70°C				
Storage Temperature Range	-55°C to +150°C				
Sound Osc Current I17 max	10 mAdc				
(V16-V15) max	±5 Vdc				
(V14-V10) max	7V*				
(V14-V11) max	7V*				
Temperature (Soldering, 10 seconds)	300°C				

Electrical Characteristics (dc Test Circuit, All SW Normally Pos. 1, VA = 15V, VB = VC = 12V)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current, IS		20	35	45	mA
Sound Oscillator; Current Change, ΔI15	Change VA From 12.5V to 17.5V	0.3	0.6	0.9	mA
Chroma Oscillator Balance, V17		9.5	11.0	12.5	V
Chroma Modulator Balance, V13		7.0	7.4	7.8	V
Modulator Output Level, ΔV13	SW 3, Pos. 2, Change SW 1	0.6	0.9	1.2	V
Modulator Output Level, ΔV13	From Pos. 1 to Pos. 2				
Modulator Output Level, ΔV13	SW 3, Pos. 2, Change SW 0	0.45	0.70	0.95	V/V
Modulator Output Level, ΔV13	From Pos. 1 to Pos. 2, Divide ΔV13 by ΔV3				
Oscillator "OFF" Voltage, VB, V9	SW 4, Pos. 2	0.5	1.5	3.0	V
Oscillator Current Level, Ig	VB = 12V, VC = 13V	2.5	3.5	5	mA
Oscillator "OFF" Voltage, V6, V7	SW 4, Pos. 2, VB = 12V, VC = 13V	0.5	1.5	3.0	V
Oscillator Current Level, Ig	VB = 12V, VC = 13V	2.5	3.5	5	mA
Modulator Conversion Ratio, ΔI1/V13-(V12)	SW 1, SW 2, SW 3, Pos. 2, VB = 12V, Change VC From 13V to 11V For ΔV11 Divide By V13-V12	0.35	0.55	0.75	V/V
Modulator Conversion Ratio, ΔI1/V13-(V12)	All SW, Pos. 2, VB = 12V, Change VC From 13V to 11V Divide as Above	0.35	0.55	0.75	V/V

Electrical Characteristics (ac Test Circuit, V = 15V)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Carrier Oscillator Output Level, V17	CLOAD ≤ 20 pF	4	5	Vp-p	
Carrier Oscillator Level, V15	Loaded by RC Coupling Network	2	3	4	Vp-p
RF Oscillator Level, VB, V9	Ch. SW. Pos. 3, f = 61.25 MHz	200	350		

Absolute Maximum Ratings

Pin 5	15V
Pin 20	6V
Input Voltage (Pins 1, 8, 9, 11–19)	-0.5V, +12V
Pin 2 Voltage Relative to Pin 20	0.8V
Output Current	5 mA
Power Dissipation, TA = 25°C (Note 1)	1.67 W
Storage Temperature Range	-55°C to +150°C
Operating Temperature Range	0°C to 70°C
Lead Temperature (Soldering, 10 seconds)	300°C

Electrical Characteristics TA

$T_A = 25^\circ\text{C}$, (*Figure 2, Note 2*)

PARAMETER	CONDITIONS	MIN	Typ	MAX	UNITS
5V Supply Current (Pin 20)	BLANK = 0.8V	7	11	16	mA
12V Supply Current (Pin 5)	BLANK = 0.8V	9	13	17	mA
Logic "1" Input Current (Pins 1, 2, 8, 9, 11-19)	Input Voltage = 5.0V	0	10	30	μA
Logic "0" Input Current (Pins 1, 2, 8, 9, 11-19)	Input Voltage = 0.3V	-0.01	-0.18	-0.32	mA
Output Offsets	R, G, B = 0.8V				
ΔVY		0	±50	50	mV
ΔVR-Y		0	±50	50	mV
ΔVB-Y		0	±50	50	mV
R-Y Full Scale, (ΔVR-Y)/FS	R = 2V; G, B = 0.8V	1.0	1.23	1.4	V
B-Y Full Scale, (ΔVB-Y)/FS	B = 2V; R, G = 0.8V	0.7	0.87	1.0	V
Green Full Scale	G = 2V; R, B = 0.8V				
ΔVR-Y		-0.85	-1.03	-1.2	V
ΔVB-Y		-0.45	-0.58	-0.7	V
Y Full Scale	R, G, B = 2V				
ΔVY/FS		1.6	1.75	1.9	V
ΔVR-Y		0	±100	100	mV
ΔVB-Y		0	±75	75	mV
O Carrier Reference, ΔVO					
Blanking Level, ΔVY	BLANK = 0.8V	2.0	2.2	2.5	V
Sync Level, ΔVY	BLANK, SYNC = 0.8V	-0.67	-0.77	-0.87	V
NTSC Burst, ΔVB-Y	BLANK, BURST GATE = 0.8V	-0.26	-0.35	-0.46	V
PAL Burst	SW in PAL Position: BLANK, BURST GATE, H2 = 0.8V	-0.2	-0.25	-0.32	V
ΔVR-Y	R = 2V; G, B, H2 = 0.8V	-0.2	-0.25	-0.32	V
ΔVB-Y	SW to PAL Position	-0.9	-1.0	-1.1	V
PAL Inversion Ratio (ΔVR-Y/FS)/(ΔVR-Y)/FS	Figure 2b Input Connection	±1	±6	%FS	
Y Linearity Error	15 kHz Square Wave Switching				
Y Switching Times	R, G, B in Parallel				

Typical Input and Output Waveforms




TABLE I. INPUT CODE EXAMPLES FOR COMMON COLORS

SYNC, BLANK, and BURST GATE may be obtained from a sync generator IC similar to MM5320 or MM5321.

Blanking Level, ΔV_Y	$\overline{BLANK} = 0.8V$	$\overline{BLANK, SYNC} = 0.8V$
Sync Level, ΔV_Y	2.0	2.2
	0	± 50
	-0.67	-0.77
	-0.87	

NTSC Burst, ΔV_{B-Y}

PAL Burst SW in PAL Position:
AVR-Y BLANK BURST GATE

卷之三

$$(\Delta V_R \cdot Y)_{PAL} / (\Delta V_R \cdot Y)_{FSS}$$

Figure 2b Input Connection

COLORS

COLORS

SYNC, BLANK, and BURST GATE may be obtained from a sync generator IC similar to MM5320 or MM5321. For PAL operation, the H/2 square wave may be ob-

NTSC Burst, ΔV B-Y

PAL Burst SW in PAL Position:
AVR-Y BLANK BURST GATE

卷之三

$$(\Delta V_R \cdot Y)_{PAL} / (\Delta V_R \cdot Y)_{FSS}$$

Figure 2b Input Connection

Y Linearity Error

Figure 2b Input Connection

Figure 23 Input Selection

Circuit Description (See Schematic Diagram)

The LM1880 uses a phase-shift type voltage-controlled oscillator (VCO). The gain for the oscillator loop is derived from differential amplifiers Q30, Q31 and Q22, Q23. The collector current in Q23 is phase-shifted 45° at pin 5 and summed with a portion of the current in Q22, controlled by differential amplifier Q20, Q21. The resulting output phase at pin 4 coupled through the ceramic resonator to pin 6 defines the oscillation frequency. Differential amplifier Q16, Q17, controlled by the pin 2 voltage, determines the current split in Q20 and Q21 and, consequently, the pin 4 phase and oscillation frequency. The multiple-emitter degeneration in Q17 compensates the resonator phase characteristic to produce a nearly linear VCO control curve.

The 50.3 kHz output of the VCO is taken from squaring amplifier Q32, Q33 through Q34 and Q35 to the I_L₁÷16 pre-scaler T0-T3. The 2f_H output is then divided again in T4 to produce the desired horizontal frequency at gate G8. The horizontal pre-driver section consists of Q3, Q4 and Q5, which produce an open-collector output square-wave at pin 8.

The 2f_H pre-scaler output also drives a data flip-flop which resets the vertical counter F1-F9. The data input of the reset flip-flop is controlled by the vertical sync from pin 10 subject to gates G3 and G5. After 510 2f_H cycles following reset, vertical sync from Q1 and G4 is enabled by G3. A sync pulse received from Q1 and G4 initiates reset on the next 2f_H cycle. If no pulse is received after 542 cycles, G5 will initiate the reset process. A reset pulse from the counter is taken via G9 to the retrace timing section. SCR Q8, Q9 is normally

ON, holding a capacitor on pin 11 near ground. During this time Q11 and Q12 are OFF, allowing the vertical ramp to form on pin 12. When the reset pulse is received, Q7 turns Q8, Q9 OFF and Q11, Q12 ON, discharging the vertical ramp for the duration of the retrace time. Retrace is completed when the pin 11 capacitor charges to the Q8 threshold, and the SCR again latches.

The remaining sections of the device are the horizontal phase detector and burst gate former. The balanced phase detector consists of comparators Q43, Q44 and current source Q39 gated by differential amplifier Q41, Q42. Negative horizontal sync pulses on pin 14 enable the comparator, and the flyback sawtooth on pin 1 switches the current from Q43 to Q44 based on the relative phase between the sync and sawtooth. Q44 takes a (-) current pulse from pin 2, while the pulse in Q43 is turned around in the current mirror Q45, Q46 and Q47 to produce a (+) current pulse at pin 2. These currents are then integrated by the external loop filter to control the VCO.

The flyback sawtooth also switches differential amplifier Q49, Q50, which activates the burst gate. During the first half of the flyback pulse Q49 will be ON, which turns Q51 and Q52 ON and clamp pin 13 near ground. The sawtooth switches Q49, Q51 and Q52 OFF at the peak of the flyback, releasing pin 13. In this manner, the second half of a flyback pulse fed to pin 13 can be used as a burst gate.

Q53, Q54 and Q55 form the active shunt regulator which holds the supply pin 9 at 8.7V typ.

LM1886 TV Video Matrix D to A

General Description



TV Circuits

The LM1886 is a TV video matrix D to A converter which encodes luminance and color difference signals from 3-bit red, green and blue inputs. The luminance output is encoded from the NTSC equation $Y = 0.3R + 0.59G + 0.11B$ and the R-Y and B-Y outputs are weighted to prevent over-modulation. A built-in R-Y and burst gate switch allow European PAL compatible signals to be encoded. All output levels including an RF O-Capacitor Bias Voltage have been referenced to 5V for direct connection to the LM1889 TV video modulator. When used in combination with the LM1889 and

may be encoded to both composite video and RF channel carrier.

Connection Diagram

Test Circuits




FIGURE 1
6-Color Input Connection

FIGURE 2a. 6-Color Input Connection

Order Number LM1886
See NS Package N20A

Features

- Complete digital to RF encoding with LM1889
- 1-pin PAL/NTSC mode select
- True NTSC matrix
- 8 levels of grey scale
- Allows wide range of colorimetry
- Low power TTL inputs
- Widespread luminance output
- Weighted R-Y, B-Y outputs