



# ALTERAÇÕES PARA COMPATIBILIZAR COM O NOVO MONITOR DE VÍDEO (ELETROLAR)

Alteração no driver de saída RGB




- (+) valores alterados;
- (+) componente eliminado;

Alteração em HSYNC



Alteração em VSYNC



R  
S207  
6

máx 0,33W

## LM1886 TV Video Matrix D to A

### General Description

The LM1886 is a TV video matrix D to A converter which encodes luminance and color difference signals from 3-bit red, green and blue inputs. The luminance output is encoded from the NTSC equation  $Y = 0.3R + 0.59G + 0.11B$  and the R-Y and B-Y outputs are weighted to prevent over-modulation. A built-in R-Y and Burst gate polarity switch allow European PAL compatible signals to be encoded. All output levels including an RF O Carrier Bias Voltage have been referenced to 5V for direct connection to the LM1889 TV video modulator. When used in combination with the LM1889 and a suitable sync generator, 3-bit R, G and B information may be encoded to both composite video and RF channel carrier.

### Features

- Complete digital to RF encoding with LM1889
- 1-pin PAL/NTSC mode select
- True NTSC matrix
- 8 levels of gray scale
- Allows wide range of colorimetry
- Low power TTL inputs
- Wideband luminance output
- Weighted R-Y, B-Y outputs

### Connection Diagram




FIGURE 1  
Order Number LM1886N  
See NS Package N20A

### Test Circuits




FIGURE 2a. 6-Color Input Connection




FIGURE 2b. 3-Level Grey Scale Input Connection

## Absolute Maximum Ratings

Supply Voltage					
Pin 5	15V				
Pin 20	6V				
Input Voltage (Pins 1, 8, 9, 11-19)	-0.5V, +12V				
Pin 2 Voltage Relative to Pin 20	0.6V				
Output Current	5mA				
Power Dissipation, $T_A = 25^\circ\text{C}$ (Note 1)	1.67W				
Storage Temperature Range	-55°C to +150°C				
Operating Temperature Range	0°C to 70°C				
Lead Temperature (Soldering, 10 seconds)	300°C				


## Electrical Characteristics $T_A = 25^\circ\text{C}$ , (Figure 2, Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
5V Supply Current (Pin 20)	BLANK = 0.6V	7	11	16	mA
12V Supply Current (Pin 5)	BLANK = 0.8V	9	13	17	mA
Logic "1" Input Current (Pins 1, 2, 6, 9, 11-19)	Input Voltage = 5.0V	0	10		μA
Logic "0" Input Current (Pins 1, 2, 6, 9, 11-19)	Input Voltage = 0.3V	-0.01	-0.12		mA
Output Offsets	R, G, B = 0.8V				
ΔVY		0	±50		mV
ΔVR-Y		0	±50		mV
ΔVB-Y		0	±50		mV
R-Y Full Scale, ( $\Delta V_R - Y$ )FS	R = 2V; G, B = 0.8V	1.0	1.23	1.4	V
B-Y Full Scale, ( $\Delta V_B - Y$ )FS	B = 2V; R, G = 0.8V	0.7	0.87	1.0	V
Green Full Scale	G = 2V; R, B = 0.8V				
ΔVR-Y		-0.03	-1.03	-1.2	V
ΔVB-Y		-0.45	-0.58	-0.7	V
Y Full Scale	R, G, B = 2V				
( $\Delta V_Y$ )FS		1.6	1.75	1.9	V
ΔVR-Y		0	±100		mV
ΔVB-Y		0	±75		mV
O Carrier Reference, ΔVO		2.0	2.2	2.5	V
Blanking Level, ΔVY	BLANK = 0.8V		0	±50	mV
Sync Level, ΔVY	BLANK, SYNC = 0.8V	-0.67	-0.77	-0.87	V
NTSC Burst, ΔVB-Y	BLANK, BURST GATE = 0.8V	-0.26	-0.35	-0.46	V
PAL Burst					
ΔVR-Y	SW in PAL Position:	-0.2	-0.25	-0.32	V
ΔVB-Y	BLANK, BURST GATE, H/2 = 0.8V	-0.2	-0.25	-0.32	V
PAL Inversion Ratio ( $\Delta V_R - Y$ )PAL / ( $\Delta V_R - Y$ )FS	R = 2V; G, B, H/2 = 0.8V SW to PAL Position	-0.9	-1.0	-1.1	
Y Linearity Error	Figure 2b Input Connection		±1	±6	%FS
Y Switching Times	15 kHz Square Wave Switching R, G, B in Parallel				
Rise Time, $t_R$			35		ns
Fall Time, $t_F$			30		ns
Settling Time ±1 LSB			50		ns

1: Above  $T_A = 25^\circ\text{C}$ , derate based on  $T_{J(MAX)} = 150^\circ\text{C}$  and  $\theta_{JA} = 75^\circ\text{C}/\text{W}$ .

2: Unless otherwise noted, BLANK, SYNC, BURST GATE = 2V and SW in NTSC position. All outputs are referenced to the 4.5V supply shown in Figure 2a.

## Typical Input and Output Waveforms



## Application Notes (Refer to Figure 3)

**SYNC, BLANK, and BURST GATE** may be obtained from a sync generator IC similar to MM5320 or MM5321. For PAL operation, the H/2 square wave may be obtained by a  $\frac{1}{2}$  from horizontal sync.

All inputs are low-power TTL compatible. Because of the very low typical input currents, the color inputs may be paralleled in various combinations. For simple color requirements, the Figure 2a input connection may be used to produce the 6 primary and complementary colors listed in Table I, along with black and white. To add complex colors such as those at the bottom of Table I, all 9 input bits may be required separately. When choosing input codes for other colors, always check the new color against both light and dark backgrounds.

All outputs are referenced to the +5V supply for direct connection to the LM1889. The resistor on the luminance output pin 6 is used to sum the chroma subcarrier from the LM1889 and must be wired as tightly as possible to preserve the video bandwidth. For the addition of sound or a second RF channel, refer to the LM1889 data sheet.

TABLE I. INPUT CODE EXAMPLES FOR COMMON COLORS

COLOR	INPUT CODE						
	RED		GREEN		BLUE		
M	L	M	L	M	L		
Black	0	0	0	0	0	0	0
Dark Grey	0	1	0	0	1	0	0
Light Grey	1	0	1	0	1	0	1
White	1	1	1	1	1	1	1
Primary	<hr/>						
Red	1	1	1	0	0	0	0
Green	0	0	0	1	1	1	0
Blue	0	0	0	0	0	1	1
Complementary	<hr/>						
Cyan	0	0	0	1	1	1	1
Magenta*	1	1	1	0	0	0	1
Yellow	1	1	1	1	1	0	0
Brown	0	1	1	0	1	1	0
Orange	1	1	1	1	0	0	0
Flesh tone	1	1	1	1	1	0	1
Pink	1	1	1	1	0	1	0
Sky Blue	1	0	1	1	0	1	1

## Typical Application




FIGURE 3

### Circuit Description (Refer to Figure 4)

The 3-bit red, green, and blue inputs go to identical 3-bit current-mode digital-to-analog converters (DACs). Each DAC consists of three binary-weighted current sources controlled by diff-amp current switches. The DAC output currents are arbitrarily given a weighting factor of 0.59, which is the green coefficient in the luminance equation. Portions of the red and blue currents are split off, so that the remaining currents combined with the green current form the luminance current  $I_Y = 0.3 I_R + 0.59 I_G + 0.11 I_B$ .  $I_Y$  develops the luminance voltage  $V_Y$  across  $R_Q$  in a summing amplifier referenced to the +5V supply. A current switch operated by pin 8 adds (-) sync pulses to the Y output at pin 6.

The portions of red and blue currents previously split off flow through resistors  $R_Q/0.29$  and  $R_Q/0.48$ , which are weighted to form the red and blue voltages respectively. Since the opposite ends of the 2 resistors are connected to  $V_Y$ , the red and blue voltages across the resistors subtract from  $V_Y$  to develop the color difference voltages  $V_{Y-R}$  and  $V_{Y-B}$ .  $V_{Y-B}$  is coupled through a X.56 gain, 5V-referenced inverting amplifier to the B-Y output at pin 4.  $V_{Y-B}$  feeds parallel inverting and non-inverting unity gain amplifiers which allow either polarity to be coupled to the R-Y output pin 3. Switching between the 2 amplifiers is controlled by a current switch activated by the H/2 pin 2. A (-) burst gate pulse on pin 1 controls current switches which add the burst pulse components to the B-Y and R-Y outputs.

The requirements for PAL and NTSC encoding differ in the areas of burst gate operation, and R-Y polarity, both of which are controlled via pin 2 as follows:


PAL, pin 2 fed by a half-line frequency TTL square wave—in this mode a PNP switch between pin 2 and +5V is held off continuously, which results in equal burst pulse components on the B-Y and R-Y outputs. In addition, the H/2 square wave causes the R-Y output polarity to reverse—every line. (When fed to the LM1885 chroma modulator this causes the phase of the R-Y subcarrier to change 180° as required in PAL.)

NTSC, pin 2 tied through an external resistor to +12V—this turns on the PNP switch continuously, which eliminates the burst pulse on the R-Y output and increases the amplitude of the B-Y pulse. Since pin 2 is being held high, the R-Y output is locked in the positive polarity.

Blanking is activated by a low on pin 9, which de-biases the left side of the DAC diff-amps, so that  $I_R = I_G = I_B = 0$  independent of the input states. When blanked, the Y, B-Y and R-Y outputs all go to +5V. An additional amplifier produces a 6 carrier reference voltage at pin 7 which is 25% above the peak white voltage on the Y output, relative to +5V.

# Equivalent Schematic

LK11036



10-124

FIGURE 4. LK11036 Equivalent Schematic

## LM1889 TV Video Modulator

### General Description


The LM1889 is designed to interface audio, color difference, and luminance signals to the antenna terminals of a TV receiver. It consists of a sound subcarrier oscillator, chroma subcarrier oscillator, quadrature chroma modulators, and RF oscillators and modulators for two low-VHF channels.

The LM1889 allows video information from VTR's, games, test equipment, or similar sources to be displayed on black and white or color TV receivers. When used with the MM57100 and MM53104, a complete TV game is formed.

### Features


- dc channel switching
- 12V to 18V supply operation
- Excellent oscillator stability
- Low intermodulation products
- 5 Vp-p chroma reference signal
- May be used to encode composite video

### Block Diagram



Order Number LM1889N  
See NS Package N18A

### DC Test Circuit



LM

**Absolute Maximum Ratings**

Supply Voltage V14, V15 max	19 Vdc
Power Dissipation Package (Note 1)	1350 mW
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-55°C to +150°C
Chroma Osc Current I17 max	10 mAdc
(V16-V15) max	±5 Vdc
(V14-V10) max	7V
(V14-V11) max	7V
Lead Temperature (Soldering, 10 seconds)	300°C

**DC Electrical Characteristics**

(dc Test Circuit, All SW Normally Pos. 1, VA = 15V, VB = VC = 12V)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current, IS		20	35	45	mA
Sound Oscillator, Current Change, ΔI15	Change VA From 12.5V to 17.5V	0.3	0.6	0.9	mA
Chroma Oscillator Balance, V17		9.5	11.0	12.5	V
Chroma Modulator Balance, V13		7.0	7.4	7.8	V
R-Y Modulator Output Level, ΔV13	SW 3, Pos. 2, Change SW 1 From Pos. 1 to Pos. 2	0.6	0.9	1.2	V
B-Y Modulator Output Level, ΔV13	SW 3, Pos. 2, Change SW 2 From Pos. 1 to Pos. 2	0.6	0.9	1.2	V
Chroma Modulator Conversion Ratio, ΔV13/ΔV3	SW 3, Pos. 2, Change SW 0 From Pos. 1 to Pos. 2, Divide ΔV13 by ΔV3	0.45	0.70	0.95	V/V
Ch. A Oscillator "OFF" Voltage, V8, V9	SW 4, Pos. 2	0.5	1.5	3.0	V
Ch. A Oscillator Current Level, Ig	VB = 12V, VC = 13V	2.5	3.5	5	mA
Ch. B Oscillator "OFF" Voltage, V6, V7		0.5	1.5	3.0	V
Ch. B Oscillator Current Level, Ig	SW 4, Pos. 2, VB = 12V, VC = 13V	2.5	3.5	5	mA
Ch. A Modulator Conversion Ratio, ΔV11/(V13-V12)	SW 1, SW 2, SW 3, Pos. 2, VB = 12V, Change VC From 13V to 11V For ΔV11 Divide By V13-V12	0.40	0.55	0.70	V/V
Ch. B Modulator Conversion Ratio, ΔV10/(V13-V12)	All SW, Pos. 2, VB = 12V, Change VC From 13V to 11V Divide as Above	0.40	0.55	0.70	V/V

**AC Electrical Characteristics**

(ac Test Circuit, V = 15V)


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Chroma Oscillator Output Level, V17	CLOAD ≤ 20 pF	4	5		mVp-p
Sound Carrier Oscillator Level, V15	Loaded by RC Coupling Network	2	3	4	mVp-p
Ch. 3 RF Oscillator Level, V8, V9	Ch. Sw. Pos. 3, f = 61.25 MHz, Use FET Probe	200	350		mVp-p
Ch. 4 RF Oscillator Level, V6, V7	Ch. Sw. Pos. 4, f = 67.25 MHz, Use FET Probe	200	350		mVp-p

Note 1: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 30°C/W junction to ambient.


## Design Characteristics (ac Test Circuit, V = 15V)

PARAMETER	TYP	UNITS	PARAMETER	TYP	UNITS
Oscillator Supply Dependence			RF Modulator		
Chroma, $f_0 = 3.570045 \text{ MHz}$	3	Hz/V	Conversion Gain, f = 61.25 MHz, YOUT-(V13-V12)	10	dB/mV
Sound Carrier, RF	See Curves		3.53 MHz Differential Gain	0	%
Carrier Temperature Dependence (IC Only)			Differential Phase	0	degrees
Chroma	0.05	ppm/ $^{\circ}\text{C}$	2.5 Vp-p Video, 67.5% mod.		
Sound Carrier	-15	ppm/ $^{\circ}\text{C}$	Output Harmonics Below Carrier		
RF	+50	ppm/ $^{\circ}\text{C}$	2nd, 3rd 4th and above	12	dB
Chroma Oscillator Output, Pin 17			Input Impedances		
RISE, 10-90%	20	ns	Chroma Modulator, Pins 2, 4	1000 $\Omega$ /2 pF	
FALL, 90-10%	30	ns	RF Modulator, Pin 12	1500 $\Omega$ /2 pF	
Duty Cycle (+) Half Cycle	51	%	Pin 13	2000 $\Omega$ /1.5 pF	
(-) Half Cycle	49	%			
RF Oscillator Maximum Operating Frequency	100	MHz			
(Temperature Stability Decreased)					
Chroma Modulator (f = 3.53 MHz)					
B-Y Conversion Gain V13-(V4-V3)	0.6	Vp-p/V			
B-Y Conversion Gain V13/(V2-V3)	0.6	Vp-p/V			
Color Balance	±0.5	dB			
width	See Curve				

### AC Test Circuit



## Typical Performance Characteristics



### Circuit Description (Refer to Circuit Diagram)

The sound carrier oscillator is formed by differential amplifier Q3, Q4 operated with positive feedback from the pin 15 tank to the base of Q4.


The chroma oscillator consists of the inverting amplifier Q16, Q17 and Darlington emitter follower Q11, Q12. An external RC and crystal network from pin 17 to pin 18 provides an additional 180 degrees phase lag back to the base of Q17 to produce oscillation at the crystal resonance frequency. (See ac test circuit).

The feedback signal from the crystal is split in a lead-lag network to pins 1 and 18, respectively, to generate the subcarrier reference signals for the chroma modulators. The R-Y modulator consists of multiplier devices Q29, Q30 and Q21-Q24, while the B-Y modulator consists of Q31, Q32 and Q25-Q28. The multiplier outputs are coupled through a balanced summing amplifier Q37, Q38 to the input of the RF modulators at pin 13. With 0 offset at the lower pairs of the multipliers, no chroma output is produced. However, when either pin 2 or pin 4 is offset relative to pin 3 a subcarrier output current of the appropriate phase is produced at pin 13.

The channel B oscillator consists of devices Q58 and Q57 cross-coupled through level-shift zener diodes Q54 and Q55. A current regulator consisting of devices Q39-Q43 is used to achieve good RF frequency stability over supply and temperature. The channel B modulator consists of multiplier devices Q58, Q59 and Q50-Q53. The top quad is coupled to the channel B tank through isolating devices Q48 and Q49. A dc offset between pins 12 and 13 offsets the lower pair to produce an output RF carrier at pin 10. That carrier is then modulated by both the chroma signal at pin 13 and the video and sound carrier signals at pin 12. The channel A modulator shares pin 12 and 13 buffers Q45 and Q44 with channel B and operates in an identical manner.

The current flowing through channel B oscillator diodes Q54, Q55 is turned around in Q60, Q61 and Q62 to source current for the channel B RF modulator. In the same manner, the channel A oscillator Q71-Q74 uses turn around Q77, Q73 and Q79 to source the channel A modulator. One oscillator at a time may be activated by connecting its tank to supply (see ac test circuit). The corresponding modulator is then activated by its current turn-around, and the other oscillator/modulator combination remains "OFF".

# Circuit Diagram




10-129

LH1389

# TV Game Schematic

LN1889



Note: All capacitors in  $\mu\text{F}$ . All resistors in  $\Omega$ .

\* CIRCUITLAB Model 2  
\*\* ULTRALINE potentiometer  
or equivalent 20K linear pot.