

Operation of tape section (see Fig. 12)

The tape data modulation system is a modified form of the 'Kansas City' standard. A logic '1' is represented by one cycle of 1300 Hz, and a logic '0' by two cycles of 2600 Hz, the data rate being 1300 baud. The data format is the same as that for viewdata, i.e., 10-bit words consisting of a START bit (LOW), followed by 8 data bits, the 8th being an optional parity bit, ending with a STOP bit (HIGH) which is continuous until the next data word.

To operate the tape section the required parity mode should first be set up by writing the required states of TPE_N and TPO_E to the mode register (R2). The TT_{XEN} command enables the output of the transmit shift register into the modulator, and should be set before data is written to the transmit holding register. (With TT_{XEN} = '0', the modulator outputs a continuous 1300 Hz signal '1'). When a data word is written to the transmit holding register the TT_{XRDY} flag is reset to '0'. If the transmit shift register is not currently active the contents of the holding register, along with valid parity bit (if enabled) and the START and STOP bits are transferred to the transmit shift register, at the same time TT_{XRDY} is set to '1'. The holding register is then free to accept new data but this will not be transferred to the shift register until the current data has been clocked out. Data should be written to the tape transmit holding register, therefore, only when TT_{XRDY} = '1'.

The modulator produces 1300 Hz and 2600 Hz signals which occur synchronously with the data from the transmitter. Hence a '1' is one complete 1300 Hz cycle, and a '0' two complete 2600 Hz cycles. The modulator output, TFSKOUT, requires minimal external low pass filtering to produce data suitable for audio cassette tape recorders.

To overcome the tendency of cassette recorders to attenuate high frequencies, the 1300 Hz signal contains 2 μ s wide attenuating pulses every 12 μ s. This reduces the 1300 Hz signal by approximately 3 dB relative to the 2600 Hz signal after external filtering.

The data rate of 1300 baud is slightly faster than the 1200 baud line receive rate, allowing incoming data from the line to be transferred simultaneously (via the microprocessor) to tape.

The TFSKIN input accepts the previously filtered and squared data from the tape recorder. The demodulator uses the fact that the modulated data is in phase with clock to regenerate the clock from the data. This permits a wide tolerance on replay speeds. A carrier detect circuit is included which sets the TDCCD flag to '1' if carrier (1300 Hz or 2600 Hz) is valid for 100 ms. If carrier is lost for 100 ms the TDCCD flag is reset to '0'. This flag may be read by the microprocessor to determine when to enable the tape receiver by setting TR_{XEN} to '1'.

If TR_{XEN} is set, then on detection of a start bit (LOW) data is shifted into the tape receive shift register by the clock which has been extracted from the data. After ten clocks, the contents of the STOP bit is transferred to the TFER_R latch, the results of the parity calculation loaded into the TPER_R latch, and TR_{XRDY} is set to '1'. The TR_{XRDY} flag is read by the microprocessor to identify when valid data is in the holding register and is reset to '0' when the holding register (R5) is read.

DEVELOPMENT SAMPLE DATA

Operation

The autodial section includes a clock divider, a digit impulse counter, a sequence controller and an impulse generator (see block diagram Fig. 5). A sequence to generate the impulses for one digit is initiated by setting D5 (DIAL GO) to '1'. D3 to D0 to the binary code of the required digit, and D7 to the required mode. This initiates the sequence controller which loads the binary code into the digit impulse counter. The counter then generates the correct number of impulses at the rate of 10 digit impulse counter. The counter then overlaps the impulses by about 7 ms at the start and end per second, together with a DON pulse which overlaps the impulses by about 7 ms at the start and end (see Figs. 6, 7); the interdigit pause period is also added by the sequence controller. D5 is reset to '0' at the end of a dialling sequence and may be read by the microprocessor to determine when the dial circuit is free to accept the next digit.

D7 (UK/EUR) determines the mark/space ratio of the IMP pulses
 UK = 2 off to 1 on both one pulse per 100 ms
 EUR = 1.5 off to 1 on

There is a timer in the dial circuit which can be used to time out 1.5 seconds or 60 seconds by setting D4 or D6 respectively. These bits are read/write and are reset after the relevant time out period. In addition the 60 second timer can be reset by writing a '0' to D6. The 60 second timer may be used typically by the microprocessor to release the telephone line if connection has not been made within 60 seconds. The DON pulse resets the counter so that the time out is taken from the end of the last digit dialled. Once a dialling sequence for one digit has been initiated, R8 should be used only in read mode until D5 has been reset internally to '0' indicating the end of the dial sequence for that digit.

When D5 (DIAL GO) is set to '1' the carrier detect circuit (see the next section and Fig. 8) is disabled.

Tape section (see Fig.12)

Line Modulator (see Fig. 11)

Associated Register: None

Associated flags in other registers:

- 75/1200 - D5 - R2 (mode) - transmit baud rate select.
- LTIXEN - D6 - R3 (command) - line transmitter/modulator output enable.

- Associated Pins: TXDATA - I/O - modulator input (also (on chip) transmitter output).
- FSKOUT - output - line modulator output

Operation

The modulator generates a pseudo analogue signal from a serial shift register which is parallel loaded with patterns from an internal ROM. The frequency of the sine wave is determined by the selected baud rate 75/1200, and the value of the data on TXDATA (pin 6).

data	'1'	'0'
1200 baud	1300 Hz	2100 Hz
75 baud	390 Hz	450 Hz

One sine wave cycle is comprised of a 92 bit pattern which after minimal external low pass filtering provides a suitable F.S.K. signal out (see Fig. 11)




Fig. 11 Lin: modulator block diagram

DEVELOPMENT SAMPLE DATA




Fig. 6 Autodialling timing




Fig. 7 Simplified relay diagram

Line Demodulator and Carrier Detect (see Fig.8)

Associated Register:-- None

Associated flags in other registers:

L1DCD	-	D2	-	R0 (Sta+us)	-	instantaneous carrier detect flag	-
LDCD	-	D5	-	R0 (Sta+us)	-	carrier detect flag	-
75/1200	-	D5	-	R2 (NB3G)	-	transmit frequency band code (used in demodulator carrier detect circuit)	-
LDBEN	-	D4	-	R3 (Command)	-	line demodulator output buffer and carrier detect enable	-
DIALGO	-	D5	-	R8 (Dial control)	-	used to disable carrier detect circuit during dialling sequence	-


Operation

The input to the demodulator is the previously filtered and squared up F.S.K. signal from the telephone line. Its output is a pseudo analogue signal which must be externally filtered and squared to produce the demodulated data. The carrier detect circuit functions in the following modes:

- a) Viewdata mode (1200 baud receive, 75 baud transmit). Initially, a narrow frequency band 'window' around 1300 Hz is accepted as carrier, this must be applied to the CARDET input. If a frequency in this range is present, the 'instantaneous carrier detected' flag will be HIGH (LIDCD), after about 2 seconds the 'line carrier detected' flag will be set HIGH (LDCD). When this occurs, the frequency window is widened to include 2100 Hz and the circuit no longer takes its input from the CARDET pin, but from the FSKIN pin.
If carrier is then removed, LIDCD immediately goes LOW, and after about 1 second LDCD is reset, the frequency window again becomes narrow and around 1300 Hz and the CARDET input again becomes active. Reappearance of carrier in the 1300 Hz range will cause a repeat of the above.
- b) 1200 baud each way mode
Only the instantaneous carrier detect is active in this mode. LDCD is forced LOW and the CARDET input inhibited (only FSKIN should be used in this mode).
- c) External carrier detect input
If an external modem is used its (active LOW) carrier detect output is connected to DOCDI. Provided that the demodulator is not enabled, LDCD will be set if DOCDI is LOW and reset if it is HIGH.

Demodulator enable

LDCE is produced by the carrier detect circuit, which is enabled by LDEN and disabled by DIAL GO. In the viewdata mode the demodulator is enabled by LDCE. In the 1200 baud each way mode the demodulator is enabled directly by LDEN.



DEVELOPMENT SAMPLE DATA

Fig. 10 Line transmitter block diagram

Line Receiver (see Fig.9)

Associated Register: R4 read only

Associated flags in other registers:


LRXRDY	-	D6	-	R0 (status)	-	valid data available in receive holding register
LFERR	-	D4	-	R0 (status)	-	line framing error (derived from STOP bit of message).
LPERR	-	D3	-	R0 (status)	-	line parity error.
LPO/E	-	D7	-	R2 (mode)	-	odd or even parity detection mode select
LPEN	-	D6	-	R2 (mode)	-	8 bit data or 7 bit plus parity mode select
LRXEN	-	D7	-	R3 (command)	-	line receiver enable.

Associated pins: RXDATA - input - received data input

Operation

The receiver may be configured to work with either 7 data bits and 1 parity, or with 8 data bits and no parity. Odd or even parity can be detected on chip, the LPERR flag being set when an error is detected. The required mode of operation should be selected by setting LPEN and LPO/E to the required states by writing to mode register (R2) before enabling the receiver by setting LRXEN to '1' in command register (R3). The data format is 10 bits per data word. The data word is made up of a start bit (LOW), 8 data bits, the 8th being an optional parity bit, and a stop bit (HIGH). The receive data will remain HIGH after the stop bit until the next data word. When the receiver has been enabled a negative transition is looked for on the RXDATA input indicating a possible start bit. After half a bit rate period the data is sampled again and if it is still LOW it is interpreted as a start bit, initiating a sequence which clocks the data into a shift register. When the full ten bit message has been received, the 8 data bits are parallel loaded into the receiver holding register (R4), the LRXRDY flag is set to '1'. The complement of the stop bit is loaded into the LFERR latch and the result of the parity check is loaded into LPERR latch. If line parity is not enabled i.e. LPEN = '1', then LPERR is held at '0'. The LRXRDY flag is reset to '0' after the microprocessor has read the receiver holding register (R4). The receiver has a 52 times baud rate factor to allow for maximum isochronous distortion.

DEVELOPMENT SAMPLE DATA



M80-1277/9/A

Line Transmitter (see Fig.10)

Associated Register: – R4 write only

Associated flags in other registers:

LTXRDY	-	D7	-	R0 (status)	-	transmit holding register ready to accept new data		
LTXPO/EN	-	D7	-	R2 (mode)	-	odd or even parity mode.select		
LTXPEN	-	D6	-	R2 (mode)	-	8 bit data or 7 bit data with parity mode select		
TX/1200	-	D5	-	R2 (mode)	-	select transmit baud rate		
LTXEN	-	D6	-	R3 (command)	-	line transmitter/modulator output enable		
Associated pins: TXDATA					-	I/O	-	transmitter output (and also modulator input)

Operation

The data format of the transmitter is the same as that of the line receiver i.e. 10-bits, a start bit (LOW) followed by 8-data bits, the 8th bit being an optional parity (selected by LPEN), odd or even parity depending selectable (by LPO/Ē) ending with a STOP bit (HIGH) the output remaining HIGH until the next data word is written.

The transmitter and modulator may be used together or separately. The transmitter output is brought to the TXDATA pin (if LTEN = 1) which is connected internally to the modulator input. The TXDATA pin has an internal resistive pull up permitting wire - AND connection. If the modulator is used with an off chip data source (e.g. UART) then data should not be written to the internal transmit holding register (LTXR4). The STOP bit (HIGH) will then be continuously output when LTEN = 1 (required to enable modulator output) allowing the external UART to control the TXDATA (pin 6).

To operate the transmitter the required mode should be set-up initially by writing to the mode register (R2) the required states of 75/1200, LPEN, LPO/E. The transmitter can then be enabled by setting LTXEN to '1' in the command register (R3). The 8-bit data word can then be written to the transmit holding register (R4). If parity is enabled then the 8th bit is ignored and the value of the parity bit calculated from the first 7-data bits and LPO/E. The LTXRDY flag is set to zero when the holding register is written into. If the transmit output shift register is not currently in use the contents of the holding register are transferred to the output shift register and LTXRDY returns to '1'. This means that new data may now be written to the holding register but will not be transferred to the output shift register until the 10-bits of the current message have been clocked out. The start, stop, and parity bit (if selected) are written into the output shift register with the data word automatically.

Two transmit baud rates are selectable, 75 baud for viewdata transmissions or 1200 baud for private data communication systems.




Fig. 8 Line demodulator and carrier detect block diagram