

VIDEO INTERFACE

NAME	PIN N°	FUNCTION	DESCRIPTION
R G B	0 9 8	Red Green Blue	These three TTL/LS compatible outputs deliver the video signal. They are low during the vertical and horizontal blanking intervals.
TTL	0 16	Vertical synchronization	This TTL compatible output is active (low) for two lines each field period. The field period is programmable at 262 lines (60 Hz) or 312 lines (50 Hz).
TL	0 25	Horizontal synchronization	This TTL compatible output is at line frequency. It can be programmed active low for 4 window periods (for composite signal generation) or active high for 16 window periods (to directly drive a monitor).
I	0 11	Boxing command	This TTL/LS compatible output is active high. It allows to insert R,G,B in an external video signal for captioning purposes, for example.
SYT	1 17	Vertical synchronization input	This high impedance, high noise margin input is internally sampled and memorized on the 12 th window period of each line. When the memorized signal goes from high to low, the line count is reset at the end of the present line. This input allows to vertically synchronize VIN on an external composite or AC line signal. This input should be grounded if not used.

OTHER PINS

VSS	1	4	This input has to be grounded.
CLK	1	5	External TTL clock input. (nominal value : 3.5 MHz)
VE	1	6	This TTL/MOS high impedance input must be wired to the corresponding GEN output. This input is active (low) each time the TB register of the mail box is accessed by the microprocessor.
C/T	1	7	Command or transfer select
RES	1	23	When this TTL/MOS high impedance input goes low, the TL output goes high and remains in this state until the display mode register is loaded.
TST	1	24	Test
VCC	S	21	Power supply +5 V
GND	S	1	Ground.

INTERNAL BUS CYCLES

The different types of internal bus cycles are given in the table below:

CONTROL		ADDRESS BUS AD (0 : S)		DATA BUS A(0:7), B(0:7)		CYCLE TYPE
R/W!	SM	SG	ST			
Read	Active			WINDOW ADDRESS (X', Y')	MP → VIN, MP → CC	1
Read	Active			IX, Y _i		
Read	Active			SLICE ADDRESS (NT)	GC or CC → V14	
Write		Active			T → VIN	2
Read	Active			CURSOR (X, Y)	M _P → T	3
Write	Active			CURSOR (X, Y)	T → M _P	4
Read	Active			SLICE ADDRESS (NT)	GC → T	5
Write	Active			SLICE ADDRESS (NT)	T → GC	6
MP : Page Memory		T : Mail Box	GC : Character Generator	CC : Character Code Register		
1,2 : Used by display automaton		3 : Load command in access automaton		4 : Read MP		
5 : Write MP		6 : Read Slice		7 : Write Slice		

In cycle types 6 and 7, slice address is at ADR(0:3).
ADR4 gives the extension condition B7 ∧ (B5 ∨ B6) which has been latched on the previous type 1 cycle (with cursor address).

In cycle types 4 to 7, two strobes are simultaneously active. When a memory is read, T is written and respectively.

NOTA :

In cycle type 2, slice address is at ADR(0:3).
ADR4 gives the extension condition B7 ∧ (B5 ∨ B6) which has been latched on the previous type 1 cycle (with cursor address).

ADR(5:9) are not used.

GEN SIGNAL DESCRIPTION


GEN takes place in the video display unit between the internal 16 bit bus controlled by VIN and a general purpose 8 bit bus controlled by a processor. GEN contains :

- A character generator with 128 alphanumeric characters and 128 semi-graphic characters.
- Two 8 bit registers - TA and TB - which perform as a mail box between the two buses.

PROCESSOR INTERFACE


GEN interfaces to a processor bus on the bidirectional data bus D (0:7) using \overline{CS} , B/\overline{A} , $C\overline{T}$, \overline{E} and R/\overline{W} as control signals.

NAME	PIN TYPE	N°	FUNCTION	DESCRIPTION
D(0:7)	I/O	32-25	Data bus	The bidirectional data lines D(0:7) allow command and data transfer between the GEN internal mail box and the processor. Data bus output drivers are 3-state buffers which remain in the high impedance state except when the processor performs a display unit read operation. A high level on a data pin is a logical "1".
E	I	20	Enable	The enable signal is a high impedance TTL/MOS compatible input which enables the data bus input/output buffers and clock, data to and from the mail box. This signal is usually derived from the processor clock.
\overline{CS}	I	19	Chip select	The \overline{CS} line is a high impedance TTL/MOS compatible input connection via the display unit, when low, to read or write the internal mail box.
R/\overline{W}	I	23	Read/Write	This high impedance TTL/MOS compatible input determines whether the internal mail box gets written or read. A write is active low ($R=1$).
B/A	I	22	Register TA or \overline{B}/A select	This high impedance TTL/MOS compatible input selects either the TA register ($B/A = 0$) or the TB register ($\overline{B}/A = 1$) or the mail box.
$C\overline{T}$	I	24	Command or data transfer select	This high impedance TTL/MOS compatible input defines the content of the mail box either as a command ($C\overline{T} = 1$) or a data transfer ($C\overline{T} = 0$). The $C\overline{T}$ input of GEN and the $C\overline{T}$ input of VIN must be wired together for correct operations.



VIN INTERFACE

VIN INTERFACE				
NAME	PIN TYPE	N°	FUNCTION	DESCRIPTION
\overline{VE}	O	18	VIN select	This TTL compatible output must be wired to the corresponding VIN input. This signal goes active (low) when the TB register is accessed by the processor.
A(0:7) S(0:7)	I/O	33:40 16:9	Internal data bus	These 16 bidirectional data lines allow data transfers between GEN, VIN and memory.
R _{VIN} \overline{SG} \overline{SG} \overline{SI}	I	6 7 8 17	Control signals from VIN	These inputs must be wired to the corresponding VIN outputs.
ADR(0:3)	I	2-5	Slice address	These four inputs must be wired to the corresponding four outputs of VIN. When \overline{SG} is active, they are stable and determine the BCD address of a character slice in the character generator.
VCC	S	21	Power supply	+5 V
VSS	S	1	Power supply	Ground.

TF = Window Period $\approx 1.1 \mu s$ Line : 56 TF = $64 \mu s$ 

262 line periods (if R6 = 0) or 312 line periods (if R6 = 1) make a frame period. The TT output is at frame period (60 Hz/50 Hz) and is low during 2 lines. SY-T input renews the line count inside the frame : this input is triggered, then sampled when the 12th window of each line occurs. When the sample transits from 1 to 0, the line count will be reset on the next TL

TIME SHARING OF THE BUS

When the display is enabled (R0 = 1), the timing generator gives control over the bus to the display automation from the 40th line after TT to the 230th (if R6 = 1) or from the 32nd line to the 242nd (R6 = 0) and from the 13th to the 53rd window period of each line.

When the display is disabled (R0 = 0), the access automaton keeps control over the bus.

READING WINDOW CODES AND CHARACTER SLICES

During each displayable window period ($\approx 1.1 \mu s$), the display automaton controls two read cycles on the internal bus.

On the first cycle, ADR(0:9) addresses a window code in the page memory.

The page memory is strobed by \overline{SM} and a 16 bit window code is read (table 1).

The 11 bits of the attribute field A(0:5) and three field A7, B(S : 7) are latched in the display automaton.

The 9 bits of the character code field A7, S(C : 7) are latched in CC registers of the character generator.

CC register addresses one set of character and one character in the set. A character is 16 slices of 8 bits each.

On the second cycle the slice number is given by ADR(3:3) and the extension select by ADR(4). The character generator is strobed by SG and the value of the slice is ready to the display automaton on the internal A(G:7) bus.

When a delimiter is addressed by CC, its contents is rca in place of the value of the slice.

DATA TRANSFERS ($C/\bar{T} = 0$)

When the mail box is written or read with $C/\bar{T} = 0$, the busy flip flop is set and GEN activates $\bar{V_E}$. A data transfer request is memorized by the access automation of V_{IN} . As soon as the access automation takes control over the internal bus, it executes the request according to the contents of the M register.

$M[0 : 3]$ is a modulo 10 counter referred to as NT (since number).

$M[5 : 7]$ defines an access mode (see table 3).

WRITE

It is the most commonly used data transfer : the contents of the mail box is written into the page memory location addressed by the cursor. Then the cursor is incremented.

READ

The page memory location addressed by the cursor is written into the mail box. Then the cursor is incremented.

These two modes give sequential access to the page memory.

WRITE, READ WITHOUT INCREMENTATION

NOTA :

- 1. In READ or WRITE SLICE mode, the character code address is indirectly given by the cursor. The page memory must have been previously initialized.

- 2. The first data transfer following the loading of any READ mode into the M register is triggered by a mail box read by the microprocessor. Consequently these first data are invalid.

- A read without incrementation cycle is performed on the page memory. The character code is latched in the extended character code register. $A_7, B[5:7]$ are latched in V_{IN} .

TIMING GENERATOR AND INTERNAL BUS CYCLES

LINES AND FRAME

The input clock is at half the dot frequency (3.5 MHz). 8 dot periods (4 clock periods) make a window period.

55 window periods make a line period ($\geq 64 \mu s$). TL output is at line frequency. The duration of TL is programmable through R5 (Display and Timing Generator Mode Register).

- With $R5 = 0$, TL output is at "0" (low level) for 4 window periods ($\geq 4.5 \mu s$).
- With $R5 = 1$ (Monitor Mode), TL output is at "1" (high level) for 16 window periods ($18.3 \mu s$). In this mode, TL may directly drive the horizontal deflection circuitry.
- To protect the Darlington from overloading, the TL output is set to "1" when a low level is applied on R5 and remains in this state until reception of a LOAD R command.

- The contents of the TA register of the mail box is written into the character generator. The address is given by the extended character code register and the contents of NT, which is sent on ADR[0:3]. The extension condition $B[7 : 6] (B5vB6)$ is sent on ADR[4]. Then NT is incremented modulo 10.

READ SLICE

- This mode is used to read a slice in any character generator.
- The first cycle is identical to the first cycle of WRITE SLICE.

- On the second cycle, a character 8-bit slice is written into the mail box.

The execution takes 2 cycles:

		COMMAND CODE		NAME	OPERATION											
B7	B6	B5	B4	B3	B2	B1	B0	A7	A6	A5	A4	A3	A2	A1	A0	
0	0	0	0		K 10 : 41	Begin Row	X 10 : 51	—> 0								
0	0	0	0		K 10 : 41	Load Y	Y 10 : 51	—> K 10 : 41								
0	1	0	0		K 10 : 51	Load X	X 10 : 51	—> K 10 : 51								
0	1	1	0		K 10 : 71	Load M	M 10 : 71	—> K 10 : 71								
1	0	1	0		K 10 : 71	Load R	R 10 : 71	—> K 10 : 71								
1	1	0	0		K 10 : 51	Load Y0	Y0 10 : 51	—> K 10 : 51								
1	1	1	0		K 10 : 51	Not implemented										

The complete display unit is accessed by the processor through 4 addresses when \overline{CS} is low and E is high.

MICROPROCESSOR INTERFACE

- (1) Sets the busy flip-flop and activates $\bar{V_E}$. Busy bit read MSB on the MU0 bus (D7). Other bits are don't care.
- (2) A valid command should be issued at least 10 μs after power on or RESET without testing busy to reset it.
- (3) Illegal operation.
- (4) A valid command should be issued at least 10 μs after power on or RESET without testing busy to reset it.

COMMAND -- ($C/\bar{T} = 1$)

When the mail box is written with a command, the busy flip flop is set and GEN activates $\bar{V_E}$. A Read command request ($\bar{V_E}$ low and C/\bar{T} high) is memorized by the access automation of V_{IN} . As soon as the access automation takes control over the internal bus, it reads the command in the mail box ; this resets the busy flip-flop. 11 bits only out of the 16 bits of the command are read :

Register R.

- B (5:7) give the address of the register or the code for its perform.
- A (0:7) give a parameter.
- 4 registers may be modified by a command :
- the Cursor Register C, the Origin Register Y0, the Address Mode Register M and the Display and Timing Mode Register R.

- The first 4 commands allow cursor handling :
- Initialization at the beginning of a row
- Vertical movement
- Horizontal movement
- Incrementation

DISPLAY AND TIMING MODE REGISTER R(0:7)

R(0:7) is an 8-bit register. This register is loaded through a LOAD R command. The 6 bits R(0:4) and R7 define the display modes. The 2 bits R(5:6) define the timing modes.

Bit 0 : When R0 = 0, the display automaton is disabled.

When the display automaton is disabled, loading the R register with R0 = 1 may alter the page memory contents if not done during the vertical blanking intervals.

Bit 1 : When R1 = 0, the boxing attribute is disabled. It stays high, during the display periods.

When R1 = 1, the boxing attribute is enabled. R, G, B and I outputs are low out of the boxing zone, i.e. high in the boxing zone.

The CRT and VINA are supposed to be synchronized by a composite external video signal. I switches the boxed windows on the screen.

Bit 2 : When R2 = 0, the conceal attribute is disabled. When R2 \geq 1, the conceal attribute is enabled.

Bit 3 : When R3 = 1, the service row is displayed at the top of the screen. When R3 = 0, it is concealed.

- Bit 4 :** When R4 = 1, the cursor position is displayed. The character in the window alternates between normal and reverse video at blinking frequency. When blinking is disabled (R7 = 0), it is permanently reversed. When R4 = 0, the cursor position is not displayed.
- Bit 5 :** When R5 = 0, TL is active low during 4 window periods. When R5 = 1, TL is active high during 16 window periods.
- Bit 6 :** When R6 = 0, TT period is 262 lines (60 Hz). When R6 = 1, TT period is 312 lines (\leq 50 Hz).
- Bit 7 :** When R7 = 0, blinking is disabled. When R7 = 1, blinking is enabled.


RC	R1	Condition	I	RGB
0	—	—	0	Black
1	0	—	—	—
1	1	In boxing zone	1	—
1	1	Outside boxing zone	0	Black

ORIGIN REGISTER Y0(0:5)

Y0(0:5) is a 6-bit register. This register is loaded through a LOAD Y0 command. Bit 0 to 4 : Y0 (0:4) give the number of the first row already displayed in double height. It is row in quadruple height. The service row is always displayed in single height.

Y0(5) = 0 gives the zoom mode.

A circular roll up or roll down may be commanded by incrementing or decrementing modulo 25 the value of Y0(0:4).




CURSOR REGISTER C

The cursor register C points to the page memory. It is subdivided into two counters X and Y : Y(0:5) points to a column. The decimal value of X comes from 00 to 39 when columns are addressed from left to right.

Y(0:4) points to a row. The decimal address of the service row is 31. The other rows are addressed from 00 to 23. When the cursor is incremented, X is incremented. When X overflows, Y is automatically incremented as shown in the state diagram below.

Nota : the 11 bits of X and Y are transposed to get a 10 bit binary address in the page memory.



STATE DIAGRAM

Y4	Y3	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	ADR1	ADR0	C : Cursor	MP : Mail Box	C : Cursor	MP : Page Memory	GC : Character Generator
00	X5 = 0	Y4	Y3	Y2	Y1	Y0	X4	X3	X2	X1	X0	—	—	—	—	—
10	X5 = 1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
01	—	—	—	—	—	—	X5	X4	X3	1	1	X2	X1	X0	—	—
11	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

NT : Slice number

T :

GC : Character Generator

MP : Page Memory

C : Cursor