



CASE CB-182



This is advance information and specifications are subject to change without notice. Please inquire with our sales offices about the availability of the different packages.

Printed in France


Integrated Circuits

ADVANCE INFORMATION

VIDEOTEX CRT DISPLAY PROCESSOR

- Two 40 pin, circuits EF9340 (VIN) and EF9341 (GEN) and 16 K bits of standard static RAM are enough to build a complete display unit for an interactive or broadcast videotex terminal :
- Simple, low cost yet flexible, asynchronous interface with microprocessor
- Display of 25 or 21 rows of 40 characters
- On chip (GEN) 128 alphanumeric and 123 semi graphic character generator
- Easy extension up to 2 additional sets of 96 characters each
- One colour, double height, double width, negative (a phanumerc) or two colours (semi-graphic) and blinking are provided as parallel attributes
- Control, boxing, underlining as serial attributes
- Programmable roll up, roll down, zoom, and cursor display
- 50 Hz/60 Hz operation
- On chip R, G, B shift registers (VIN)
- Half dot frequency (3.5 MHz) clock input
- Vertical synchronization input
- Single - 5 Volt supply
- TTL/MOS compatible I/O

FIGURE 1 - TYPICAL DISPLAY UNIT




EF9340
EF9341

MOS

IN CHANNEL DRIVEN GATE
VIDEOTEX CRT
DISPLAY PROCESSOR

CASE CB-182



THOMSON-EPICIS

45, av. de la Libération, 92130 VANVY, FRANCE

THOMSON-EPICIS

B7	0	0	0	0	0	0	0
B3	1	1	1	1	0	0	0
B5	0	0	1	1	0	0	1
B4	0*	1	0	1	0	1	0

B3	B2	B1	B0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1




FIGURE 2 - MINIMUM CONFIGURATION

GENERAL OPERATION DESCRIPTION

S3	S2	B1	B0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

NOTA : Black dot = ou*put high (GEN)

TIMING GENERATOR

DISPLAY AUTOMATON

On the first cycle, a window code (16 bits) is read from the page memory (table 1). Attribute field (7 bits) and character type field (4 bits) are latched in Vfi.

$C/T = 1$.

On the second cycle, address bus gives the signifier (0 - 9) to the character generator and a signifier 8 dots is read. Then Druzy Automation delivers 3 signals and 1 (boxing command).

A set of 128 alphanumeric characters and a set of standard semigraphic characters are provided by CROM. Further extension is easily done using standard ROM or RAM components (fig. 8).

When TA receives and then T2 receives the mail box written from the main bus with C/T = 1. Access A. maton knows that a command is pending.

As soon as it gets control over the internal bus, it reprograms the mail box and gets the command.

- Data transfers are executed through the mailbox addressed with $C/\bar{T} = 0$ and according to the current Data Transfer Mode.

The busy flip-flop gives the status of the mailbox can be read in the MSB of the TA byte addressed via $C/\overline{T} = 1$.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}^*	-0.3 to +7.0	Vdc
Input Voltage	V_{in}^*	-0.3 to +7 V	Vdc
Operating Temperature Range	T_A	0 to +70	°C
Storage Temperature Range	T_{stg}^*	-55 to +150	°C
Max Power Dissipation	PDM	0.75	W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

* With respect to V_{SS}

ELECTRICAL CHARACTERISTICS ($V_{CC}=5.0V \pm 5\%$, $V_{SS}=0$, $T_A=0$ to $70^\circ C$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.75	5.0	5.25	Vdc
Input Low Voltage	V_{IL}	-0.3	-	0.8	Vdc
Input High Voltage (except SYT and CLK)	V_{IH}	2.2	-	V_{CC}	Vdc
Input High Voltage SYT and CLK	V_{IH}	3	-	V_{CC}	Vdc
Input Leakage Current (except CLK)	I_{in}	-	-	10	μA
CMOS Input Current	I_{IL}	-	-	-2	mA
Output High Voltage	V_{OH}	2.4	-	-	V
$I_{load} = -150 \mu A$ $I_{load} = -500 \mu A$ Other outputs	R, G, B, I	-	-	0.4	V
Output Low Voltage	V_{OL}	-	-	-	V
$I_{load} = 0.4 mA$ $I_{load} = 1.6 mA$ Other outputs	R, G, B, I	-	-	-	V
Power Dissipation	P_D	-	200	-	mW
VIN GEN	-	-	250	-	mW
Input Capacitance	C_{in}	-	-	10	pF





FIGURE 3 — R, G, B and I TIMING (VIN)

CLOCK R, G, B AND I TIMING CHARACTERISTICS ($V_{CC}=5.0 \pm 5\%$, $V_{SS}=0$, $T_A=0$ to $70^\circ C$, $C_L=70 pF$)


Characteristic	Symbol	Min	Typ	Max	Unit
Clock Frequency	f_n	3.4	-	3.6	MHz
R, G, B or I delay time from clock edge	t_{DX}	-	-	130	ns
R, G, B and I relative delay	-	-	5	-	ns

REGISTERS


DISPLAY AND TIMING MODE REGISTER R



CURSOR REGISTER C



ORIGIN REGISTER Y0



ACCESS MODE REGISTER M




TABLE 2 - COMMAND CODE

COMMAND CODE																NAME	OPERATION
B7	B6	B5	B4	B3	B2	B1	B0	A7	A6	A5	A4	A3	A2	A1	A0		
0	0	0														Begin Row	X (0:5) $\leftarrow$ 0 Y (0:4) $\leftarrow$ K (0:4)
0	0	1														Load Y	Y (0:4) $\leftarrow$ K (0:4)
0	1	0														Load X	X (0:5) $\leftarrow$ K (0:5)
0	1	1														INCC	C $\leftarrow$ C+1
1	0	0														Load M	M (0:7) $\leftarrow$ K (0:7)
1	0	1														Load R	R (0:7) $\leftarrow$ K (0:7)
1	1	0														Load Y0	Y0 (0:5) $\leftarrow$ K (0:5)
1	1	1															Not interpreted

TABLE 3 - ACCESS MODE REGISTER

ACCESS MODE REG.										ACCESS MODE	SUBSEQUENT DATA TRANSFER
M7	M6	M5	M4	M3	M2	M1	M0				
0	0	0								Write	MP (C) $\leftarrow$ T; C $\leftarrow$ C+1
0	0	1								Read	T $\leftarrow$ MP (C); C $\leftarrow$ C+1
0	1	0								Write without INC	MP (C) $\leftarrow$ T
0	1	1								Read without INC	T $\leftarrow$ MP (C)
1	0	0							NT	Write slice	GC (MP(C), NT) $\leftarrow$ T; NT $\leftarrow$ NT+1
1	0	1							NT	Read slice	T $\leftarrow$ GC (MP(C), NT); NT $\leftarrow$ NT+1
1	1									Illegal	

NT: Slice number


T: Mail Box

C: Counter


MP: Page Memory

GC: Character Generator

Write TA, TB by MPU



Read TA, TB by MPU



Reference level: Input 0.8 and 2.2 V
Output 0.4 and 2.4 V

FIGURE 4 - PROCESSOR BUS TIMING CHART (GEN)

PROCESSOR BUS TIMING CHARACTERISTICS

(VCC = 5.0 V $\pm$ 5%, VSS = 0, TA = 0 to 70°C, CL = 100 pF on all outputs)

Characteristic	Symbol	Min	Typ	Max
Enable pulse duration	tWE	700	—	—
Address setup time	tAS	40	—	—
Address hold time	tAH	0	—	—
Data setup time	tDS	40	—	—
Data hold time	tDH	15	—	—
TA, TB access time	tACC	—	—	200
Data output time	tOZ	0	—	200
VE delay time (CS = 0, E = 6 A $\pm$ 1)	tPR	—	—	140



FIGURE 6 -- INTERNAL BUS -- FROM PAGE MEMORY OR CHARACTER GENERATOR
TO MAIL BOX TRANSFER CYCLES (R/W= 1)


TABLE 1 - CHARACTER CODES

WINDOW CODE IN PAGE MEMORY																COMMENTS					
Type and character code field								Attribute field								Type	Indicate Attribute	A ₀ -A _n Size Attribute	Remarks		
B7	B6	B5	B4	B3	B2	B1	B0	A7	A6	A5	A4	A3	A2	A1	A0						
0	X	X	X	X	X	X	0	N	L	H	S	B ₀	G ₁	R ₁		a ₀ (128)		Unclassified C ₀	in CEN	EXTENSION	
1	0	0	—	—	—	—	0	B ₀	G ₀	R ₀	—	B ₁	G ₁	R ₁		DEL					
1	0	1																C ₀			EXTENSION
1	1	0	X	X	X	X	0	N	L	H	S	B ₀	G ₁	R ₁		a ₁ (256)			in CEN	EXTENSION	
1	1	1																			
0	0	X	X	X	X	X	1	B ₀	G ₀	R ₀	S	B ₁	G ₁	R ₁		γ S (512)	Normal size, positive				
0	1	X	X	X	X	X	1	B ₀	G ₀	R ₀	S	B ₁	G ₁	R ₁		γ W (512)					
1	0	0	—	—	—	—	1	—	—	—	—	—	—	—		ILLEGAL					
1	0	1																		EXTENSION	
1	1	0	X	X	X	X	1	B ₀	G ₀	R ₀	S	B ₁	G ₁	R ₁		γ I (96)	Normal size				
1	1	1																			

Note: Extensions for α and γ may be mapped in only one 1 K x 8 RAY or ROM.

GLOSSARY:

α	Alphanumeric	Co (R ₀ , G ₀ , B ₀)	Background colour
7	Semi-graphic <th>C₁ (R₁, G₁, B₁)</th> <th>Foreground colour</th>	C ₁ (R ₁ , G ₁ , B ₁)	Foreground colour
Y	Seotrated semi-graphic <td>H</td> <td>Double height</td>	H	Double height
YM	Mosaic semi-graphic <td>L</td> <td>Double width</td>	L	Double width
DEL	Delimiter <td>N</td> <td>Reverse video (negative)</td>	N	Reverse video (negative)
i	Blanking <td>S</td> <td>Stable (non blinking)</td>	S	Stable (non blinking)
o	Boxing <td>X</td> <td>Character code</td>	X	Character code
u	Underlining <td>-</td> <td>Don't care</td>	-	Don't care






FIGURE 8 - ADDING AN EXTERNAL CHARACTER GENERATOR





FIGURE 7 - INTERNAL BUS - FROM MAIL BOX TO PAGE MEMORY OR CHARACTER GENERATOR OR VIN TRANSFER CYCLES

INTERNAL BUS TIMING CHARACTERISTICS (VCC = 5.0 V ± 5%, VSS = 0, TA = 0 to 70° C, CL = 100 pF on all outputs, f_{in} = 3.5 MHz)

Characteristic	Symbol	Min	Typ	Max	Unit
Address setup time	tAS1	450	—	—	ns
Address hold time	tAH	0	—	—	ns
Stroke duration (display cycles)	t _{stroke}	200	—	—	ns
At 1000 hold time (display cycles) (Ref. 1.5 V for SM, SG, ADDR)	t ₁₀₀₀	0	—	—	ns
Address to R/W	tAR	43	—	—	ns
Data setup time	tDS	140	—	—	ns
Data hold time	tDH	0	—	—	ns
Precache Character Generator (in GEN)	tACCG	60	—	—	ns
Access to Character Generator (in GEN)	tACCG	—	—	240	ns
From SM to ST	tCSM	470	—	—	ns
SM or SG hold time	t _{hold}	0	—	—	ns
Write data - 200 stroke duration	t ₂₀₀	250	—	—	ns
From ST to SM or SG	tAST	43	—	—	ns
Access time to Mail Box (in GEN)	tACT	—	—	270	ns
ST hold time	tOHT	60	—	—	ns
Mail Box off time	tOZ	0	—	270	ns

Reference level : 0.8 V and 2 V on any input
0.4 V and 2.4 V on any output

unless otherwise specified.



• double height : the slices of the pattern are repeated so as to get a 20 x 8 double pattern. If the row is H even, the upper pattern is kept, otherwise lower pattern is kept.
The double pattern is obtained by :

- tripling slice 0
- doubling slice 1 to 8
- keeping slice 9

Double height and double width may be combined to get a double size.

Colors

Each bit of the final 10 x 8 pattern corresponds to a pixel. The color of the pixel is C_0 if the bit value is 0. Otherwise, it is C_1 .

Boxing, conceal

If the conceal is enabled ($R2 = 1$), and if the window is in a conceal zone, then the colors in the window are reset to black.

If the boxing is enabled ($R1 = 1$), and if the window is out of a boxing zone, the color resets to black in the window and l output is low. The window is "transparent".

DISPLAY OF DELIMITORS

In the 10 x 8 implicit pattern associated with a delimiter, all the bits have the same value : 1.

"cursor" position : the pattern is periodically reset.

colors : same as any other type : a delimiter is displayed as a space in color C_1 .

CHARACTER GENERATORS


GEN contains a CC register : a standard 128 character Q_0 set and a standard 128 semi graphic 7 set.

Further extension of these character sets is easily done by adding 1 K x 8 standard ROM or RAM components (fig 8).

Logical Address

ADR3-0	CCE6	CCE5	CCE4	CCE3	CCE2	CCE1	CCE0	ADR2	ADR1	ADR0
ADR3-1	0	0	CCE4	CCE3	CCE2	CCE1	CCE0	CCE6	CCE5	ADR0

The external character generator is selected by ADR4 high and $\overline{SG}$ low. It is read or written whether $R/\overline{W}$ is high or low.



boxing : if the boxing is enabled ($R5 = 1$), and if the delimiter defines a boxing zone border, half of the window is transparent. Out of boxing zone, a delimiter is completely transparent.

Remark : the value of the lining and the conceal bits given by a delimiter is ignored in the window associated with this delimiter.

A latch CCE is loaded by the character code with SM.
A quad 2 to 1 multiplexer transcodes 11 bits of logical address. - 96 character codes CCE (0 : 6) by 10 slice address codes ADR (0 : 3) - to 10 bits of physical address.

CHARACTER ATTRIBUTES

SERIAL ATTRIBUTES, PARALLEL ATTRIBUTES

The shape to be displayed in a window is defined by :

- a pattern held in the character generators and addressed by the CC field of the window code.
- the actual value of the attributes.

The attributes are :

- C_1 (3 bits) and C_2 (3 bits) : 2 colours
- Blinking (1)
- Double height (1) . Double width (1)
- Reverse video (1)
- Boxing (1)
- Conceal (1)
- Underlining (1)

DOUBLE HEIGHT, DOUBLE WIDTH

- A correct operation assumes that the same window code had been repeated in the page memory (twice for double height or double width, four times for double size).


- No double height windows are supposed to be held in service row.

- No double width character should begin in column 39.

- Single sized, double width, double height and double sized characters may be mixed on a given row.

- But couple of rows bearing double height character should not be interleaved :

More precisely, this attribute defines a H parity for each row :



DISPLAY OF NON DELIMITOR TYPES OF CHARACTERS

The display automaton interprets the attributes in the following order :

- reverse video : (α only). The pattern is complemented.
- cursor position : (any type). The pattern is periodically complemented. If blinking is disabled (R7 = 0), the pattern is permanently complemented.

Blinking

- Type α : slice 9 is set in the pattern.
- Blinking : the pattern is periodically (0.5 Hz) reset. If the video is reversed (α type only), the phase of the blinking clock is complemented. In "cursor" position, the reset does not occur.

Double height, double width (α only)

- double width : each bit of the pattern is horizontally doubled so as to get a 10 x 16 double pattern. If the window is W even, only the left pattern is kept. The right pattern is kept if the window is W odd.

VIN SIGNAL DESCRIPTION

VIN controls several types of data transfers on the internal bus.

- From the mail box to VIN
- From the Page Memory to VIN
- From the Character Generator to VIN
- Between Mail Box and Page Memory
- Between Mail Box and Character Generator
- VIN delivers R, G, B and synchronization signals to the CRT.

INTERNAL BUS INTERFACE

NAME	PIN TYPE	N°	FUNCTION	DESCRIPTION
A10(7)	1	36, 37 38, 39 40, 2 3, 22 20, 18	Internal data bus	VIN gets only eleven inputs out of the sixteen lines of the bidirectional internal data bus.
B15(7)	1			
ADR10(9)	0	35, 26	Internal address bus	These ten TTL compatible outputs multiplex the 0024 memory address with the slice number — ADR10(3) — and the selection of an external character generator — ADR4.
R/W1	0	15	Read/Write on Internal Bus	This TTL compatible output determines whether the page memory or the character generator gets read or written. A write is active low ("0").
St1	0	12	Memory strobe	This TTL compatible output, when active, selects the page memory as source (R/W1 high) or destination (R/W1 low) on the internal bus. When St1 goes active (low), ADR10(9) and R/W1 are stable.
SG	0	13	Character generator strobe	This TTL compatible output, when active, selects a character generator as source (R/W1 high) or destination (R/W1 low) on the internal bus. When SG goes active (low), ADR10(4) and R/W1 are stable. St1 and SG are never active at the same time.
ST	0	14	Mail box strobe	This TTL compatible output, when active, selects the mail box as source (R/W1 low) or destination (R/W1 high) on the internal bus. ST may be active (low) at the same time as St1 or SG.