Associated Register: - None Lipe Modulator (see Fig.11)

Associated flags in other registers:

LTXEN 75/1200 D6 1 05 R3 (command) R2 (mode) line transmitter/modulator output enable. transmit baud rate select.

Associated Pins: TXDATA FSKOUT 0 output line modulator output modulator input (also (on chip) transmitter output).

Operation

The modulator generates a pseudo analogue signal from a serial shift register which is parallel loaded with patterns from an internal ROM. The frequency of the sine wave is determined by the selected baud rate 75/1200, and the value of the data on TXDATA (pin 6).

1200 baud 75 baud	data
1300 Hz 390 Hz	
2100 Hz 450 Hz	·0,

Associated pins: TFSKIN

TFSKOUT -

output input

F.S.K. modulated data out F.S.K. input to tape sections

provides a suitable F.S.K. signal out (see Fig. 11) One sine wave cycle is comprised of a 92-bit pattern which after minimal external low pass filtering




Fig.11 Lin modulator block diagram

Associated registers: -Tape section (see Fig. 12) R5 receive holding register read only transmit holding register write only Consists of two registers with the same address:

Associated flags in other registers:

TTXEN	TRXEN	TPEN	TPO/E	TPERR	TFERR	TDCD	TRXRDY	IIXRDY -
1	١	1	١	1	ı	1	1	1
D2 -	D3	D2	D3	D3	D4	D5	D6	D7 -
1	1	1	ı	1	1	ı	1	
R3 (command) -	R3 (command)	R2 (mode)	R2 (mode)	R1 (status)	R1 (status)	R1 (status)	R1 (status)	R1 (status)
1	1	1	1 .	1	1	1	1	1
tape transmitter enable	tape receiver enable	8-bit data or 7-bit plus parity mode select	odd or even parity mode select.	tape parity error	tape framing error (derived from STQP bit of message)	tape data carrier detect flag	valid data available in receive holdੀਰਕੂ register	transmit holding register ready to accept new data

June 1931

I

June 1931

J

861 aung

TESK IN

Associated registers:

Transmitter B (2 bytes)	Receiver B (2 bytes)	Receiver A (2 bytes)
1	ı	1
R11	R	R10
1	1	1
R11 - write only	R11 - read only	R10 - read only

Associated flags in other registers:

 valid data available in receiver A holding recirc 	ı	D1 - R1 (status)	1	0	1	IARXRDY
new data						
transmitter B holding register ready to accept	ı	D0 - R0 (status) -	1	DO	ı	BTXRDY
 valid data available in receiver B holding register 	1	D1 - R0 (status)	1	2	ı	IBRXADY

Associated pins:

DLEN A/DLIM A CLCK IN/OUT

DO D

R3 (command) -

R3 (command) - input/output control for 62.5 kHz pin

3-line/2-line control for IBUS A receiver.

DLIM A/DLEN A	DATAA
1	1
input	input
1	1
- input - receiver A data clock or bus enab	- input - receiver A data input

Operation

codes from 1 to 12 bits. (In fact 15 bits can be transmitted 12 being data the rest being trailing zero's, and All three IBUS circuits (receiver A, receiver B, and transmitter B) are capable of handling variable length 15 bits may be received but only, the ast 12 being retained). Each of the three circuits have two 8-bit

reading either of the status registers RO and R1. The two bytes of data in each holding register contain registers which are accessed by two successive read or write operations to the same address. There is a the source of the message, or to establish that the message was a valid length. length is used to generate the correct number of data clocks, for the receivers it may be used to identify. If 12 bits of message, and 4-bits which specify the word length of message. For the transmitter the word fashion with each access and are reset to point to the first byte with power on, D5 set in R3, or by pointer for each pair of registers which selects the first or second byte. The pointers act in a bistable

The contents of each receiver register pair is organised as:

	RXA - R108 . RXB - R118	2nd byte	RXA - R10A	1st byte
	Word length Word length Word length LSB L L - 1 L - 2 L - 3	D7	L-4 L-5 L-6 L-7 L-8 L-9 L-10 L-11	07
	h Word le	D6	-5	D6 (
	ength W	O,	6	D5
	ord length	D5	L – 7	D4
	Word ler	D4	١ - 8	D3
ן רד]	ngth L	D4 D3 D2	L — 9	D2 ·
-71	L - 1	D2	L-10	01
ji	L-2	D1 D0	١-	. D0
\cap	L – 3	8	11	J

Where L, L - 1 etc. means last data bit received, last minus one etc.




Fig. 13 IBUS block diagram

or the transmitter the register pair is organised as:

(B - R11B	nd byte	XB - R11A	st byte	
Word length Word length Word length LSB	. 07	8	D7	
Word le	D6	7	D6	
ngth	6	თ	D5	
Word length	D5	57	2	
Wor		4	DΩ	
rd length LSB	D4	ω	D2	
12 11 10 9	D3	2	01	
=======================================	D3 D2 D1 D0	H		
ō	0		g	
(Q)	8	1 1		

There 1, 2, etc. means first data bit transmitted, second data bit transmitted, etc

'ARXRDY or IBRXRDY (D1 in status registers R1 and R0) are set when a message has been received met the relevant IARXRDY or IBRXRDY flags. ly subsequent messages until the holding registers have been read. Reading a holding register pair will y RXA or RXB respectively. These flags also inhibit the receive holding registers from being overwritten

2

8

June 1981


O

will begin again. When the time out has been completed the contents of the holding register are transferred If further DLIM's are detected before the end of the time out period the time out is reset and the sequence. to '0'. The DLIM line is sampled to detect the line busy state, and when the line is free a time out starts. Transmitter B is initiated by writing two bytes to the transmit holding register (R11). This sets IBTXRDY

Receiver 3 is inhibited from receiving dita transmitted by transmitter B. transmitted, at the completion of which IBTXRDY is returned to a '1'. New data should not be written to to the output shift register and word length counter. The data and correct number of data clocks are then requested, the transmission will not start until 300 - 330 μ s after the line becomes free (last DLIM). the transmit holding register (R11) while IBTXRDY = 0°. If the line is busy when a transmission is

DLEN A/DLIM A command D0, register R3 (command). Progiver A may operated either as a two line receiver with DATA and DLIM, or as a three line DATA, EN and CLK receiver. OLIM AJDLEN A use the same pin, the function of which is selected by the

is selected by CLCK IN/OUT command D1 in R3 or to synchronise transmitter B outputs, or as an output synchronous with transmitter B. The function The 62.5 kHz clock (pin IBCLCK) may be used either as an input for receiver A (as described above),






Fig. 14 IBUS waveforms

PORT A

Associated ping Associated register: PAO to PA4 R6 bits 0 to 4 read/write

This is a 5-bit general purpose input/output port. The outputs are latched and are open drain up to

supply to the IC, then the PORT must first be cleared by writing 1's to the output latch before microprocessor by reading R6. If the supply to the open drain outputs is turned on before the VDD a '1' This allows the external circuit to control the pin. The state of the pins may be read by the to register RE. If any pin of the port is used as an input then its output latch must first be written with The latches may be accessed by the microprocessor via BUS D0 to D7 by a read or write sequence

PORT A might typically be used in viewdata mode as an interface to a non-volatile memory in which

Associated register: R7 - bits 0 to 3 -Associated pins: PBO to PB3 read/write

Operation

DEVELOPMENT SAMPLE DATA Open drain to nominal 12 V, and might typically be used in combined teletext/viewdata applications to that access is by addressing R7, and that outputs PB1 to PB3 are open drain to nominal 5 V. PB0 is This is a 4-bit general ourpose input/output port. It behaves in exactly the same way as PORT A except

aunder M. Sta

ž.	
91	0225
Ŗ.	1000
÷	0.tø
s	74.3
ų.	3:44
1	3
H.	3
Z.	3
	41-10

June 19:

APPENDIX
Register man

	D7	D8	D5	D4	D3	02	DI	00.	produce as the second considerable and the second of the s
80	LTXBDY A	LAXADY A	LOCO	LFERR A	LPERR R	LIDCD R	YDRXHBI R	IBTXHOY R	STATUS REGISTERO
R1	YTXRDY R	YORKRT R	TOCO R	TFEAA A	TPERA A	- According to the Alberta of Statistics of	IARXROY R	and the second of the second o	STATUS HEGISTER 1
R2	LPO/S R/W	LPEN R/W	75/1200 R/W		TPO/E R/W	TPEN R/W		į.	MCDE REGISTER
R3	LRXEN R/W	LTXEN	RESET A/W	LOBEN R/W	TRXEN	TTXEN R/W	CLCK IN/OUT	DLEN A/OLIM A R/W	COMMAND REGISTER
R4	PARITY	87	B 6	85	84	83	82	81	LINE RECEIVE
Ŕ	OR 88 (R)	R	A	R	Я	R	Ą	Я	HOLDING REGISTER
R4	PARITY	87	86	85	84	83	83	81	LINE THANSMIT
٧٧	98 (W)	W	w	w	w	w	W	w	HOLDING REGISTER
R6	PARITY	87	88	86	84	83	82	. 81	TAPE RECEIVE
R	RQ (R) 88	R	R	Я	я	Я	R	R	HOLDING REGISTER
Ro	PARITY	B7	B6	85	84	83	82	81	TAPE TRANSMIT
w	93 (W)	W	w	w	w	w	w	w	REGISTER
Rð				PA4 R/W	PA3 R/W	PA2 R/W	PA1 Fl/W	PA0 R/W	PORTA
R7					PB3 R/W	P82 R/W	PB1 R/W	РВО Я /W	PORTB
R8	UK/EUR	601 TIMER	DIAL GO	1.5s TIMER	DI 3	DI 2	DI 1	010	DIAL CONTROL AND TIMING
	R/W	R/W	R/W	· R/W	w	W	W	W	REGISTER
R10 A	88	87	88	B5	84	83,	82	→ B1	
	R	R	R	R.	R	R	R	R	IBUS A REGISTERS
R10 B	WL3	WL2	WL1	WLO ;	812	811	B10	, В9	
	R	Я	R	R	R	R	R	R	

DEVELOPMENT SAMPLE DATA

APPENDIX

Register map (continued)

	D7 ·	. D6	D5	D4	D3	T			~	
RIIA	88	87	86			D2	D1	DO		
RIIB	R/W WL3 R/W	R/W - WL2 R/W .	R/W - WL1 R/W	85 R/W WLO R/W	B4 R/W - B12 R/W	B3 R/W B11 R/W	82 R/W - B10 R/W	81 R,W 89 R/W	IBUS B REGISTERS	A STATE OF THE STA

NOTE R9 is unused.

For details of bit movement in R10 and R11 see discussion of IBUS operation. A mnemonic list for use with this register map and Fig.1b is given on the next page.

40-LEAD DUAL IN-LINE! PLASTIC (SOT-129)

annina opi ucassor paripheral IC for ylawdata

SAA5070

CLCK IN/OUT NOON DLEN A DLIM A CPNTR impulsing relay control for dialling dial off normal relay control for dialling three line/two line control for IBUS A receiver pointer signal for two byte registers input/output control for 62.5 kHz clock pin address latch enable from microprocessor

IBUS B receiver ready — data available IBUS A receiver ready — data available

IBUS B transmitter ready — previous transmission complete

line data carrier detected line demodulator output buffer enable

LDBEIN

IBTXRDY BRXRDY ARXRDY No

LD CD

line receiver framing error — received stop bit not HIGH

line instantaneous data carrier detect line parity enable command

LIDCD LFERR

line receiver parity error flag line parity odd/even command

line receivar enable

line receiver ready - data available

line transmitter and modulator enable

LTXEN

LIXEDA

LRXRDY

LRXEN LPO/E LPERR L BEN

line transmitter ready — transmit holding register empty

select register 'n'

tape receiver framing error — received stop bit not HIGH tape parity enable command

tape data carrier detected

TFERR TDCD

TPERR TPEN

TRXEN TRXRDY

tape receiver parity error flag

tape parity odd/even command

tape receiver enable

tape receiver ready — data available

tape transmitter enable

tape tran: mitter ready — transmit holding register empty

band rate selection command for line modulator and line transmit shift impulsing ratio control for UK and European standards

UK/EUR

TTXRDY TTXEN


8

June 1931

Service Control Contro

O

seating plane



- \oplus Positional accuracy.
- M Maximum Material Condition.
- Centre-lines of all leads are within ±0,127 mm of the nominal position shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- Lead spacing tolerances apply from seating plane to the line indicated.
- Index may be horizontal as shown, (3)or vertical. Dimensions in mm

SOLDERING

See next page

June 1931

1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 °C and 400 °C, for not more than 5 seconds.

2. By dip or wave

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

3. Repairing soldered joints

The same precautions and limits apply as in (1) above.

· March

32

June 1931 1

1

2

75