TABLE 14. WRITE DELETED DATA

RESULTS	EXECUTION	COMMAND
מתתתתתת		\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$
STD		MT MF 0 0 1 0 0 1 X X X X X X X X X X X X X X
Status information after command execution. Sector ID information after command execution.	Data transfer between FDD and main system.	REMARKS Command Codes Sector ID information prior to command execution. The four bytes are compared against header on "loppy disk.

TABLE 15. READ A TRACK

TABLE 16. READ ID

 → Status information after command → execution. → Sector ID information read during → Execution Phase from floppy disk. → 				-ST0 -ST0 -				111111	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	RESULTS
The first correct ID information on the cylinder is stored in Data Register.										EXECUTION
0 Command Codes	1 0 1 0 X HS US1 US0	US1	HS O	× -	×o	×o	X O X T X O	×o	€ €	COMMAND
REMARKS	D3 D2 D1 D0	D	D2	D3	04	05	90	07	R/W D7 D6 D5 D4	PHASE
										0

TABLE 17. FORMAT A TRACK

The second secon			
Note that the second s		מממממ	•
Status information after command	\$\$TO	20	RESULTS
Floppy Disk Controller (FDC) formats an entire track.			EXECUTION
Sectors/Irack Gap 3 Gap 3 Filler Byte		\$ \$ \$	
Command Codes	0 MF 0 0 1 1 0 1 N N N N N N N N N N N N N N	₹ ₹ ₹	COMMAND
REMARKS	D7 D6 D5 D4 D3 D2 D1 D0	R/W	PHASE

TABLE 18. SCAN EQUAL

> Status information after command > execution. > Sector ID information after command > execution. > execution.	ST0 — ST0 — ST1 —	RESULTS
Data compared between the FDD and main system.		EXECUTION
Command Codes Sector ID information prior to command execution.	W MF SK 1 0 0 0 1 W X X X X X HS US1 US0 W W W W W W W W W	COMMAND
REMARKS	R/W D7 D6 D5 D4 D3 D2 D1 D0	PHASE R

TABLE 19. SCAN LOW OR EQUAL

			-	-	-				
	-			 	-	-	1	מב	
	,						1	:	
	,			B				D	
execution.	-				-	-	1	2	
	,_			_				0	
Sector ID Information after command		-	-	-	-	-	1	I	
))	
	-		-	1012	-	-	1	I	
)	
execution.	-			S	-	-	1	I	
Cardo and Command	,			3				:	יוניסטיים יו
Status information after command								מ	BESHITS
main system.									
Data compared between the FDD and									EXECUTION
	\ \ \			-STP			1	٤	
	-		-	GPL	-	-	1	8	
	,			1			1		
-	-							٤	
	7			A. I.		-	4	8 8	
	,			2			١	2	
	-		-	R	-	-	_	8	
	,			1:			•		
execution	**************************************	AND DESCRIPTION OF THE PERSON NAMED IN	- dan a- visigstanasia	I	Name and Address of the Owner, where the	the standards of the	A	٤	
Sector ID Information prior to command		Bulleting access concess	a - designation of the con-	C	Section of constraints	Manage of contrast and	A	8	
	_)					
	X HS US1 US0	SH	×		≏ ×	×	×	٤	
Command Codes	0	0	_		<u>^</u>	IF SI	MT MF SK	٤	COMMAND
REMARKS	03 02 01 00	20	טט		04	0	0/ 06 05 04	H/W	PHASE
5000		2	,		,	9	3		0

TABLE 20. SCAN HIGH OR EQUAL

	200			
PHASE	RAW	D7 D6 D5 D4	D3 D2 D1 D0	REMARKS
COMMAND	٤	MT MF SK 1	1 1 0 1	Command Codes
-	٤	××××	X HS US1 US0	
	\$	A	C	> Sector ID information prior to command
	٤	A	H	execution.
	٤		,	
	×	4	- A	
	×	A	V	
	\$	A	EOT	
	\$	A	GPL	
	٤	AS	-STP	
EXECUTION				Data compared between the FDD and
		its destit is wellt deligier, solle most desperite die bei greisscherens despelanskerens.		main system.
RESULTS	מ	^	-ST0	Status information after command
	כב ס		ST1 ————————————————————————————————————	execution.
	o :			Coctor ID information after command
	מ ב	•	-H	execution.
-	D	^	**************************************	
	23	A	N	
			,	

TABLE 21. REÇALIBRATE*

Head retracted to Track zero.										EXECUTION
	XI 0/US1/US0	USI	0	×	×	×	×	×	8	
Command Codes	_	_	_	0	0	0	0	0	\$	COMMAND
REMARKS	D3 D2 D1 D0	9	02	D3	04	D5	D6	07	R/W D7 D6 D5 D4	PHASE

* The WD37C65/A issues 255 step pulses as opposed to 77 for the NEC765. The WD37C65B issues 77 step pulses, the same as the NEC765.

TABLE 22. SENSE INTERRUPT STATUS

end of seek operation.	-				CN				1	7	
Status information about the FDC at the	V				STO				1	77	RESULTS
0 Command Codes	0	0	0	_		0 0 0 0	0	0	0	8	COMMAND
REMARKS	D3 D2 D1 D0	2	02	D3		04	50	90	D7	R/W D7 06 D5 D4	PHASE

TABLE 23. SPECIFY

		COMMAND	PHASE	
8	\$	8	R/W D7 06 D5 D4	
1	A—SRT—	0	D7	
	SAT	0	90	
무디		0	D5	
		0	04	
	V			
		Ī	0	D3
		0	D3 D2 D1 D0	
	둗	_	01	
NO	-HUT-	-4	DO	
•		Command Codes	REMARKS	

TABLE 24. SENSE DRIVE STATUS

> Status information about the FDC.	-			ST3				^	20	RESULTS
	USO	X HS US1 US0	×	_	×	×	×	×	\$	
Command Codes	0	1 0	0		0	0	0	0	8	COMMAND
REMARKS	00	D3 D2 D1 D0	03 C		D4	D5	90	D7	R/W D7 D6 D5 D4	PHASE

TABLE 25. SEEK

EXECUTION		and the second s	COMMAND	PHASE
	×	×	8	R/W D7 D6 D5 D4
	1	×	0	D7
		×	0	D6
		×××	0	D5
		×	0	D4
	NCN			
		×	-	D3 D2 D1 D0
		XI HSIUSIIUSO	_	D2
		USI	_	01
	1	OSU	_	DO
Head is positioned over proper cylinder on the diskette.			Command Codes	REMARKS

Table 26 defines, in alphabetical order, the symbols used in Command Tables 11 through 25.

TABLE 26. COMMAND SYMBOL DESCRIPTIONS

SYMBOL	NAME	DESCRIPTION
Ao	ADDRESS LINE 0	A0 controls selection of Main Status Register (A0-0) or Data Register (A0-1).
n	CYLINDER NUMBER	C stands for the current/selected cylinder (track) numbers 0 through 255 of the medium.
0	DATA	D stands for the data pattern which is going to be written into a sector.
D7 - D0	DATA BUS	8-bit DATA BUS, where D7 stands for a most significant bit, and D0 stands for a least significant bit.
סזר	DATA LENGTH	When N is defined as 00, DTL stands for the DATA LENGTH which users
_		are going to read out or write into the sector.

TABLE 26. COMMAND SYMBOL DESCRIPTIONS (cont.)

_			
	US stands for a selected drive; binary encoded, 1 of 4.	UNIT SELECT	US0.US1
	During a SCAN operation, if STP=1, the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA); if STP=2, then alternate sectors are read and compared.	•	STP
	(selected by A0=0). ST0 - 3 may be read only after a command has been executed and contains information relevant to that particular command.		
	is available during the result phase after command execution. These registers should not be confused with the Main Status Register.	STATUS 2 STATUS 3	ST2 ST3
	STO - 3 stands for one of four registers which store the STATUS	STATUS 0	STO STO
	format, F(Hex)-1ms, E(Hex)-2ms, etc.		
	SRT stands for the Stepping Rate for the FDD (1 to 16ms in 1ms increments). Stepping Rate applies to all drives. In 2's complement	STEP RATE TIME	SRT
	SK stands for SKIP Deleted Data Address mark.	SKIP	SX
	SC indicates the number of sectors per cylinder.	SECTOR	SC
	R/W stands for either READ or WRITE signal.	READ/WRITE	R/W
	A stands for the sector number which will be read or written.	RECORD	IJ
1	PCN stands for the cylinder number at the completion of the SENSE INTERRUPT STATUS Command. Position of head at present time.	PRESENT CYLINDER	PCN
	ND stands for operation in the NON-DMA MODE.	NON-DMA MODE	NO
	reached as a result of the Seek operation. Desired position of head.	NUMBER	
	N stands for the NUMBEH of data bytes written in a sector.	NOW BY INDEA	2
			2
	If MT is high, a MULTITRACK operation is performed. If MT-1 after finishing Read/Write operation on side 0, FDC will automatically start sparching for sector 1 on side 1	MULTITRACK	МТ
	If MF is low, FM mode is selected. If it is high, MFM mode is selected.	FM or MFM	M
	HUT stands for the HEAD UNLOAD TIME after a Read or Write operation has occurred (16 to 240ms in 16ms increments).	HEAD UNLOAD TIME	HUT
	HS stands for a selected head number 0 or 1 and controls the polarity of pin 25 (in 40 pin DIP) or pin 28 (in 44 pin PLCC).	HEAD SELECT	NS.
	HLT stands for the HEAD LOAD TIME in FDD (2 to 254ms in 2ms increments).	HEAD LOAD TIME	HCT
	H stands for head number 0 or 1, as specified in the ID field.	HEAD ADDRESS	I
	GPL stands for the length of Gap 3. During the FORMAT Command, it determines the size of Gap 3.	GAP LENGTH	GPL
	EOT stands for the final sector number on a cylinder. During Read or Write operations, FDC will stop data transfer after a sector number equal to EOT.	END OF TRACK	ЕОТ
4-	DESCRIPTION	NAME	SYMBOL
ı		NI A R A P	

COMMAND DESCRIPTIONS

number ("A") stored in the ID Register (IDA) compares unloaded state), waits the specified head settling time has been issued, the FDC loads the head (if it is in the into the Read Data Mode. After the Read Data command A set of nine byte words are required to place the FDC ID Address Marks and ID fields. When the current sector (defined in the Specify Command), and begins reading with the sector number read off the diskette, then the FDC

> system via the data bus. outputs data (from the data field) byte-to-byte to the main

data bus. This continuous read function is called a "Multithe data from the next sector is read and output on the sector, the Sector Number is incremented by one, and After completion of the read operation from the current sector Read Operation." The Read Data Command

> a single command to the FDC depends upon bytes/sector). Table 27 lists the Transfer Capacity. command. The amount of data which can be handled with then at the end of the sector terminate the Read Data processor, but will continue to read data from the current this signal, the FDC stops outputting data to (multitrack), MF (MFM/FM), and N (number sector, check CRC (Cyclic Redundancy Count) bytes, and DACK for the last byte of data is sent. Upon receipt of may be terminated by the receipt of a Terminal Count TC should be issued at the same time that the ed;

TABLE 27. TRANSFER CAPACITY

0 81 3100 1	- 16,384	(1024) (16)	3	-	-
n at Cida a	8,192	(512) (16)	02	0	-
or 8 at Side 1	8,192	(1024) (8)	23	-	0
8 at Side 0	4,096	(512) (8)	02	0	0
ו פנו טונים ו	15.360	(512) (30)	02	-	-
the at Cida t	- 7.680	(256) (30)	9	0	-
or 15 at Side 1	7,680	(512) (15)	02	-	0
15 at Side 0	3.840	(256) (15)	9	0	0
20 01 0100	- 13.312	(256) (52)	2	-	-
of at Side 1	- 6.656	(128) (52)	8	0	_
or 26 at Side 1	6.656	(256) (26)	01	-	0
26 at Side 0	3,328	(128) (26)	8	0	0
Diskettes	Sectors)	(Number of Sectors	z	ME	MT
Read from	ctor)	(Bytes/Sector	Sector	FN	Track
Final Sector	er Capacity	Maximum Transfer Capacity	Bytes	MFM/	Multh
-				-	-

should be set to FF hexidecimal. When N is non-zero, then DTL has no meaning and (internally) the complete sector performing the CRC one cylinder (the same track) on each side of the diskette. 0 and completing at Sector L, Side 1 (Sector L cylinder, data will be transferred starting at Sector 1, Side Commation, may perform a Multi-Sector Read operation check, and depending upon the manner of command the sector is not sent to the Data Bus. The FDC reads actual data length in a sector, the data beyond OTL in FDC must treat as a sector. If DTL is smaller than the When N = 0, then DTL defines the data length which the sector on the side). Note, this function pertains to only data from both sides of the diskette. For a particular The "multi-track" function (MT) allows the FDC to read ast

another. processor issues another command before the head is not unloaded until after Head Unload Time Interval At the completion of the Read Data command, the head valuable when a diskette is copied from one drive between subsequent reads. This time out is particularly unloads, then the head settling time may be saved (specified in the Specify command) has etapsed. If the

also has bits 7 and 6 set to 0 and 1 respectively.) terminates the Read Data command. (Status Register 0 ND (No Data) flag in Status Register 1 to a 1 (high), and the right sector, (indicated in 'A'), then the FDC sets the If the FDC detects the Index Hole twice without finding

Error) flag in Status Register 1 to 1 (high). If a CRC (incorrect CRC in ID field), the FDC sets the DE (Data FDC checks the CRC bytes. If a read error is detected After reading the ID and Data Fields in each sector, the

> respectively.) Register 0 also has bits 7 and 6 set to 0 and (Data Error in Data Field) flag in Status Register 2 to a error occurs in the Data Field, the FDC also sets the DD (high), and terminates the Read Data command. (Status

If the FDC reads a Deleted Data Address Mark off the checked when SK = 1. sector. The CRC bits in the deleted data field are not with the Deleted Data Address Mark and reads the next data in the sector. If SK = 1, the FDC skips the sector terminates the Read Data command, after reading all the Mark) flag in Status Register 2 to a 1 (high), and is not set (SK = 0), then the FDC sets the CM (Control diskette, and the SK bit (bit D5 in the first Command Word)

flag in Status Register 1 to a 1 (high), and terminates the by the processor every 27 μ s in the FM mode, and every processor, via the data bus, the FDC must be serviced During disk data transfers between the FDC and the Read Data command. 13 μ s in the MFM mode, or the FDC sets the OR (Overrun)

processor terminates the command. dependent upon the state of the MT bit and EOT byte the FDC, then the ID information in the Result phase is Table 28 shows the values for C, H, R, and N, when the If the processor terminates a read (or write) operation in

TABLE 28. C, H, R, AND N VALUES

		Final Sector Transferred	. O	formation	· ID Information at Result Phase	ş
H	용		C	I	20	,
-	0	Less than EOT	NO	č	A.1	,
•	0	Equal to EOT	C+1	č	A-01	š
O	-	Less than EQT	NO	ດັ່		ž
	-	Equal to EOT	C+1	NO.	R-01	4
1	0	Less than ECT	Š	N	D - 1	3
•	0	Equal to EOT	NC	HSJ.	H-01	ž
-	-	Less than EOT	NO.	NO.	19-1	6
	-	Equal to EOT	C-1	ESJ	R-01	6

Notes: NC (No Change): The same value as the one at the depinning of community execution. LSB (Least Significant Bit): The least significant bit of H is

the data bus and outputs it to the FDD. the FDC takes data from the processor byte-by-byte via R, N) match the four bytes of the ID field from the diskerte When all four bytes loaded during the command (C. H. the Specify command), and begins reading ID fields state), waits the specified head settling time (defined in Write Data mode. After the Write Data command has been ssued the FDC loads the head (if it is in the unloaded A set of nine bytes is required to set the FDC into the

remainder of the data field is filled with zeros received while a data field is being written, then the complete the data field. If the Terminal Count signal is to the FDC it continues writing into the current sector to number stored in 'R' is incremented by one, and the next Terminal Count signal. If a Terminal Count signal is sent data field is written into. The FDC continues this After writing data into the current sector, the sector Multisector Write Operation' until the issuance of a

6 set to 0 and 1 respectively.) Status Register 1 to a 1 (high) and terminates the Write Data command. (Status Register 0 also has bits 7 and in one of the ID fields, it sets the DE (Data Error) flag of the CRC bytes. If the FDC detects a read error (CRC error) The FDC reads the ID field of each sector and checks

details and one should refer to the Read Data command for as the Read command. The following items are the same. The Write command operates in much the same manner

- Transfer capacity
- EN (End of Cylinder) flag
- ND (No Data) flag
- Head Unload Time interval
- ID Information when the processor terminates command
- Definition of DTL when N = 0 and when N+0

to 0 and 1 respectively.) command. (Status Register 0 also has bits 7 and 6 set Register 1 to a 1 (high) and terminates the Write Data If the time interval between data transfers is longer than processor and FDC via the data bus, must occur every In the Write Data mode, data transfers between the this, then the FDC sets the OR (Overrun) flag in Status 27 μ s in the FM mode and every 13 μ s in the MFM mode

Write Deleted Data

beginning of the data field instead of the normal Data except a Deleted Data Address mark is written at the Address mark This command is the same as the Write Data command

Read Deleted Data

This command is the same as the Read Data command except that when the FDC detects a Data Address mark Register 2 to a 1 (high), and then terminate the command. read all the data in the sector and set the CM liag in Status at the beginning of a data field (and SK = 0 [low]), it will Address mark and reads the next sector. f SK - 1, then the FDC skips the sector with the Data

Read A Track

Multitrack or skip operations are not allowed with this Status Register 1 to a 1 (nigh) if there is no comparison. with the value stored in the IDR and sets the ND flag of FDC compares the ID information read from each sector check bytes, it continues to read data from the track. The of data. If the FDC finds an error in the ID or Data CRC reading all data fields on the track as continuous blocks Immediately after sensing the index hole, the FDC starts the entire data field from each of the sectors is read except that this is a continuous Read operation where This command is similar to the Read Data command

> to 0 and 1 respectively.) the command. (Status Register 0 has bits 7 and 6 set mark) flag in Status Register 1 to a 1 (high) and terminates hold for the second time, it sets the MA (Missing Address Address mark on the diskette after it senses the index read is equal to EOT. If the FDC does not find an ID This command terminates when the number of sectors

Read ID

CPU except during the result phase. command there is no data transfer between FDC and the command is then terminated with bits 7 and 6 in Status flag is also set in Status Register 1 to a 1 (high). to a 1 (high), and if no data is found then the ND (No Data) (Missing Address mark) flag in Status Register 1 is set hole is encountered for the second time, then the MA from the first ID field it is able to read. If no proper ID position of the recording head. The FDC stores the values The Read ID command is used to give the present Register 0 set to 0 and 1 respectively. Address mark is found on the diskette before the index The

Format A Track

particular format which will be written is controlled by the values programmed into N (number of bytes/sector), SC on the diskette; Gaps, Address marks, ID fields and data formatted. After the index hole is detected, data is written sector numbers, if desired R (sector number) and N (number of bytes/sector). This by the FDC for C (cylinder number), H (head number) processor; that is. four data requests per sector are made in D. The ID field for each sector is supplied by the phase. The data field is filled with the byte of data stored which are supplied by the processor during the Command (sectors/cylinder), GPL (gap length), and D (data pattern) System 3740 (single density) format are recorded. The fields, all per the IBM System 34 (double density) or The Format command allows an entire track to allows the diskette to be formatted with nonsequential

of R when it is read during the Result phase. This increcontents of the H register are incremented by 1 after each FDC is set for the DMA mode, it will issue four N to the WD37C65/A/B for each sector on the track. menting and formatting continues for the whole track until sector is formatted, thus, the R register contains a value must supply C, H, R, and N loads for each sector. The processor must send new values for C, H, R, and whereupon it terminates the command. the FDC detects the index hole for the second will issue four interrupts per sector and the processor requests per sector. If it is set for the Interrupt mode, it DMA

for various sector sizes Table 29 shows the relationship between N, SC, and GPI

TABLE 29. N, SC AND GPL RELATIONSHIP

MOCO	No.	100		FM Mode				Mode ⁴	MEM						PM MODO							Mode ⁴	MEM					PM MODE					Format
1024	512	256	512	256	128 bytes/sector	34° Sony	4096						2048					Yres/sector	5%° MI	8192	4096	2048	1024	512	256	4096	2048	1024	512	256	01368/66IA	8" Standard	Sector Size
3	~	_	P3	-	0	Microfloppy	05	2	ಜ	02	91	01	24	03	22	9	8	8	nifloppy	8	95	04	03	20	01	05	Q.	ឧ	02	01			2
05	09	OF.	95	9	OF.	PY	01	02	2	80	70	12	01	02	2	90	10	12		01	92	04	80	٥F	1	01			. 1				SC
35	18	30	18	OE	9		CB	Ca	80	24	20	0A	C8	င္မ	46	68	ō	9		Св	CB	99	35	18	30	င္မ	82	47	18	QE.	97		GPL'
74	54	36	JA	24	18		FF	FF.	Fo	50	32	გ	FF	ĘĘ	87	30	19	09		FF.	43	ξĘ	74	54	36	33	33	88	34	2A	18		GPL3 3

Suggested values of GPL in Read or Write commands to avoid solke point between data field and ID field of configuous sections, and the first between the section of GPL in format command. All volums accidence of GPL in format command. In MFM mode FDC cannot perform a Read/Write/flormat operation with 128 bytes/section. (N = 00).

Scan Commands

comparison (FF - largest number, 00 the diskette to be compared against data which is being supplied from the main system. The FDC compares the or the terminal count signal is received conditions are not met, the sector number is incremented comparison. One's complement arithmetic is used for FF either from memory or from FDD can be used as a which meets the conditions of DFDO - DProcessor, DFDO S data on a byte-by-byte basis and looks for a sector of data low, or high), the last sector on the track is reached conditions occur: the conditions for scan are met (equal (R + STP - R), and the scan operation is continued number). After a whole sector of data is compared, if the mask byte because it always meets the condition of the Derocessor, or Deto ≥ Derocessor. The hexidecimal byte of The Scan commands allow data which is being read from The scan operation continues until one of the following smallest

SH (Scan Hit) flag of Status Register 2 to a 1 (high) and f the conditions for scan are met, then the FDC sets the

> which is in process and then to terminate the command. Table 30 shows the status of bits SH and SN under various conditions of Scan. receipt of a Terminal Count signal from the processor or 2 to a 1 (high) and terminates the Scan command. sets the SN (Scan Not Satisfied) flag of Status Register FDC to complete the comparison of the particular byte DMA controller durring the scan operation will cause the

R) and the last sector on the cylinder (EOT), then the FDC are not met between the starting sector (as specified by terminates the Scan command. If the conditions for scar

TABLE 30. STATUS OF BITS SH AND SN

	Status	Register 2	
Command	BH 2 - SN BH 3 - SH	BR 3 - SH	Comments
Scan Equal	0	1	DETO - DP-DORSON
	1	0	CSCO & Dorocessor
200	0	0	Dergo - Dergo
or Equal	0	0	Derg < Dergerage
	1	0	Detto > Opingenant
	0	-	Depo - Dergesser
Page High	0	0	Depo > Depocessor
or Equal	1	0	Drog < Drogessor

show that a deleted sector had been encountered. mark) flag of Status Register 2 to a 1 (high) in order to the second case (SK - 1), the FDC sets the CM (Control mark) flag of Status Register 2 to a 1 (high) and terminates as the last sector on the cylinder, sets the CM (Control one of the sectors (and SK = 0), then it regards the sector If the FDC encounters a Deleted Data Address mark or the Deleted Address mark and reads the next sector. In the command. If SK = 1, the FDC skips the sector with

skipped and the index hole will be encountered before started at sector 21, the following will happen: sectors 21. example, if STP = 02, MT = 0, the sectors are numbered (Multitrack) is programmed, it is necessary to remember that the last sector on the track must be read. For When either the STP (contiguous sectors - 01 the Scan command would be completed in a norma been set at 25 or the scanning started at sector 20, then abnormal termination of the command. If the EOT had the EOT value of 26 can be read. This will result in an 23, and 25 will be read, then the next sector (26) will be sequentially 1 through 26 and the Scan command alternate sectors - 02) sectors are read or the MT

to 0 and 1, respectively the command with bits 7 and 6 of Status Register 0 se or 13 µs (MFM mode). If an Overrun occurs, the FDC ends to have the data available in less than 27 us (FM mode data read from the diskette. In order to avoid having the processor or DMA controller for comparison against the During the Scan command, data is supplied by either the OR (Overrun) flag set in Status Register 1, it is necessary

Seek

The Read/Write head within the FDD is moved from cylinder to cylinder under control of the Seek command. FDC has four independent Present Cylinder Registers for each drive. They are cleared only after the Recalibrate command. The FDC compares the PCN (Present Cylinder Number) which is the current head position with the NCN (New Cylinger Number), and if there is a difference, performs the following operations:

PCN < NCN: Direction signal to FDD set to a 1 (high)
and step pulses are issued. (Step In)
PCN > NCN: Direction signal to FDD set to a 0 (low)

and step pulses are issued. (Step Out)

The rate at which step pulses are issued is controlled by SRT (Stepping Rate Time) in the Specify command. After each step pulse is issued NCN is compared against PCN, and when NCN — PCN, the SE (Seek End) flag is set in Status Register 0 to a 1 (high), and the command is terminated. At this point FDC interrupt goes high. Bits D₂B-D₂B in the Main Status Register are set during the Seek operation and are cleared by the Sense Interrupt Status command.

During the command phase of the Seek operation the FDC is in the FDC Busy state; but during the Execution phase it is in the ron-busy state. While the FDC is in the non-busy state, another Seek command may be issued, and in this manner parallel Seek operations may be done on up to four drives at once. No other command can be issued for as long as the FDC is in the process of sending step pulses to any drive.

If the time to write three bytes of Seek command exceeds 150 µs, the timing between the first two step pulses may be shorter than set in the Specify command by as much as tms.

Recalibrate

The function of this command is to retract the Read/Write head within the FDD to the Track 0 position. The FDC clears the contents of the PCN counter and checks the status of the Track 0 signal from the FDD. As long as the Track 0 signal is low, the Direction signal remains 0 (low) and stee pulses are issued. When the Track 0 signal goes high, the SE (Seek End) flag in Status Register 0 is set to a 1 (high) and the command is terminated. If the Track 0 signal is still low after 255 step pulses have been usued. (for the VD37C65B), the FDC set's the SE (Seek End) and EC (Equipment Check) flags of Status Register 0 to both 1s (highs), and terminates the command after bits 7 and 6 of Status Register 0 are set to 0 and 1 respectively.

The ability to do overlap Recalibrate commands to multiple FDDs and the loss of the Ready signal, as described in the Seek command, also applies to the Recalibrate command.

Sense Interrupt Status

An Interrupt signal is generated by the FDC for one of the following reasons:

- . Upon entering the Result phase of:
- a. Read Data commandb. Read A Track command
- c. Read ID command
- d. Read Deleted Data command
- e. Write Data command
 f. Format A Cylinder comm
- Format A Cylinder command
 Write Deleted Data command
- h. Scan commands
- Ready Line of FDD changes state
 End of Seek or Recalibrate command
- 4. During Execution phase in the non-DMA mode

Interrupts caused by reasons 1 and 4 above occur during normal command operations and are easily discernible by the processor. During an Execution phase in non-DMA mode. DB5 in the Main Status Register is high. Upon entering the Result phase, this bit gets cleared. Reasons 1 and 4 do not require Sense Interrupt Status commands. The interrupt is cleared by Reading/Writing data to the FDC. Interrupts caused by reasons 2 and 3 above may be uniquely identified with the aid of the Sense Interrupt Status command. This command, when issued, resets the Interrupt signal and via bits 5, 6, and 7 of Status Register 0 identifies the cause of the interrupt.

TABLE 31. INTERRUPT CAUSE

Seek End Bit 5	Interrupt Code Bit 6 Bit 7	t Code Bit 7	Cause Deady Line changed state, either
-	0	0	Normal Termination of Seek or
-	-	0	Abnormal Termination of Seek or Recalibrate command

The Sense Interrupt Status command is used in conjunction with the Seek and Recalibrate commands which have no Result phase. When the disk drive has reached the desired head position, the WD37C65/A/B will set the Interrupt line true. The host CPU must then issue a Sense Interrupt Status command to determine the actual cause of the interrupt, which could be Seek End or a change in ready status from one of the drives. See Figure 7.




FIGURE 7. SEEK, RECALIBRATE AND SENSE INTERRUPT RELATIONSHIP

The Specify command sets the initial values for each of the three internal timers. The HUT (Head Unload Time) defines the time from the end of the Execution phase of one of the Read/Write commands to the head unload state. This timer is programmable from 16 to 240ms in increments of 16ms (01 – 16ms, 02 – 32 ms. OF.e – 240ms). The SRT (Step Rate Time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms in increments of 1 ms (F – 1ms, E – 2ms, D – 3ms, etc.). The HUT (Head Load Signal goes high and the Read/Write operation starts. This timer is programmable from 2 to 254 ms in increments of 2 ms (01 – 2ms, 02 – 4ms, 03 – 6ms. ... 7F – 254ms).

The time intervals mentioned above are a direct function of the clock (CLK on pin 23). Times indicated above are for a 16MHz clock; if the clock was reduced to 8MHz, then all time intervals are increased by a factor of 2.

The choice of DMA or non-DMA operation is made by the ND (Non-DMA) bit. When this bit is high (ND = 1), the Non-DMA mode is selected; and when ND = 0, the DMA mode is selected.

Sense Drive Status

This command may be used by the processor whenever it wishes to obtain the status of the FDDs. Status Register 3 contains the Drive Status information stored internally in FDC registers.

rvalid

standby or No Operation state. In some applications, the user may wish to use this command as a No-Op command to place the FDC in a consider the next command to be an invalid command A Sense Interrupt Status command must be sent after an 80 hex, indicating an Invalid command was received When the processor reads Status Register 0, it will find processor that the WD37C65/A/B is in the Result phase Status Register are both high (1), indicating to 1 and 0 respectively. No interrupt is generated duning command after bits 7 and 6 of Status Register 0 are set If an Invalid command is se it to the FDC (a command and the contents of Status Register 0 (STO) must be read this condition. Bits 6 and 7 (DIO and RCM) in the Main not defined above), then the FDC will terminate Seek or Recalibrate interrupt; otherwise the FDC will õ 5

C GAP2 S	2 SYNC DAT	STYNC DATA AM DATA 6x 6x FB or FB	DATA AM DATA FB or F8	DATA AM DATA FB or F8
----------	------------	-----------------------------------	-----------------------	--------------------------

FIGURE 8. WD37C65/A/B FM MODE FORMAT

				-	N Times	peat N T	Re							_				Index
GAP 4b	GAP3	030	DATA	F. 60 AM	DATA AM 3x FB A1 FB	SYNC 12x 00	GAP 2 22x 4E	0.20	OZ	Ome	r ≺0	GAP SYNC DAM C S C GAP C GAP S C GAP S C GAP S C GAP S C GAP C GAP	8 NC	SOX 4E	n s	2× =	SYNC 90	GAP 44 SYNC 1AM 80x 12x 3x FC C2 FC

FIGURE 9. WD37C65/A/B MFM MODE FORMAT

DIFFERENCES BETWEEN NEC765 AND WD37C65/A/B

pin and is enabled only during seeks as a power conservation measure. STEP is also only enabled during seeks of its own with slightly altered active conditions and in PC AT mode is RPMI. DIRCI is the only function on that to assure that no improper pin function occurs. The LCT function has been renamed RWC and resides on a pin mands were under execution. This signal is no longer available externally, but is used within the WD37C65/A/B RW/SEEK is used in the NEC765-based subsystem as The WD37C65/A/B no longer supports certain pin functions depending on whether read, write, or seek type coma multiclexer select line to allow a pin to have two functions provided for in the NEC765 predecessor. The output

longer necessary since all logic associated with these is wholly contained within the WD37C65/A/B. note that the signals MFM, RDW, WCK, and VCO are no Status command execution in order to clear the IRQ. Also as a change in status, and demands a Sense Interrupt in an IRQ at reset since Reset clears the status registers, then senses that RDY is true. This action is acknowledged RDY (ready) status has no input, the WD37C65/A/B device 6 and 3 will both now reflect Write Protect status. Since status is no longer supported, and status register #3, bits is only sensed during seeks as well. TS, two-sided, drive #3, bit 7, will always be a logic 0. Track 0, TR00/, status Fault Detects, are not sensed. FLT status, status register and a Fault Reset (FR) is no longer needed since FLT assumes the drive is always ready. Note, this will ctill result

ELECTRICAL CHARACTERISTICS

Voltage on any pin with respect to ground	Siorage remperature	Operating temperature	Opposition H	ABSOLUTE MAXIMUM RATINGS

7	Supply Vollage with respect to results.	Voltage on any bin with respect to ground -55°C (-57°F) to +125°C (257°F)	Storage Temperature
	:	:	
:	:	:	
:	:	:	
:	:	:	
:	٠:	:	
:	:	:	
:	:	:	:
:	:	:	
:	:	:	:
:	:	:	:
:	:	:	:
:	:	:	:
:	:	5	
:	:	5.0	:
:	:	÷	٠,
:	:	6	C
:	,	TI.	S
:	Ö	5	1
:	~	+	ć
:	õ	125	2
:	S	ö	2
:	Ċ	2	=
. 7	50.3	57:	28.7
<	<	ك	Ţ

NOTE

-


一 本の大学を

..


DC Operating Characteristics
TA = 0°C (32°F) to 70°C (158°F); VCC = +5V ± 10% and should be limited to those conditions specified in the DC Operating Characteristics. Maximum limits indicate where permanent device damage occurs. Continuous operation at these limits is not intended


<	4.35	2.8	rower Qualified Reset Threshold (WD37C65A/B Only)	47 (2)
AAIII	RYRO.		Proposition - ICCHC Max # (WU3/C65A/B)	VPOB -
WIT	525.0		Power Dissipation - ICCHI May + MIDTORS (1)	PDHL
WITH	0.524		Power Dissipation - ICCHL Max * (WD37065)	PDHL
	4350		Power Dissipation - ICC Max * (WD37C65A/B)	70
M	375.0		rower Dissipation - ICC Max * (WD37C65)	
T A	95.0		Supply Current - 5.0mA Source Loads (WD37C65A/B)	200
mA	85.0		Simply Course Course Course Course (WD3/Coo)	CCHI
mA.	45.0		Supply Current - 50mA Source Loads (WORKS)	ICCHL
mA	35.0		Supply Current - 100uA Source Loads (WD37C65A/B)	CC .
UA	-20.0	-	Supply Current - 100HA Source Loads (AUT)	CC
uA.	-10.0		Leakage Current High (WD37065A/B Och)	ICHX
UA	20:0		Leakage Current High (WD37C65)	Ī
5	3 6		Leakage Current Low (WD37C65A/B Only)	ILCX
	5		Leakage Current Low (WD37C65)	ר
3		-400	Latch Up Current High	בכא
3		40.0	Latch Up Current Low	ובטר
<	.0.4		Output Low - High Current; lo = 48.0mA	
<		2.8	Output light - Dox, Ind, DMA,; IO5.0MA	5
<	0.4		Output High DR IDO DNA 15 1 2015	HOY
<		0.40	Output Low - DBx IBO DMA : In _ 120mA	٠
. <	6.5	2	Schmitt Trigger Hysterisis (WD37C65A/B Only)	SYHV
< -	0 1		Input High Threshold - Schmitt Trigger (WD37C65A/B)	VHT .
<	2	1.7	Input High Threshold - Schmitt Trigger(WD37C65)	VIH.
<		0.8	Input Low Threshold - Schmitt Trigger (WD37C65A/B)	410
<	1.1	0.8	input Low Threshold - Schmitt Trigger (WD37C65)	VII.
<		2.0	input High Voit - Data Bus & XTOSC	VII.
<	0.8		Input Low Voltage - Data Bus & XTOSC	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
<	55	4.5	+5VDC Power Supply	VCC
STIND	MAX	MIN	PARAMETER	O TRIBOT

Includes open drain high current drivers at Vol - 0.4V



בוטווטום כס חדום יייייי





AC Operating Characteristics TA = 0°C (32°F) to 70°C (158°F); VCC = \pm 5V \pm 10% CL = 100pt

SYMBOL	PARAMETER	NIN	MAY	
СY	Clock Period	6		ONLO
1PH	Clock Active (High or Low)	2 0		700
Ä	Clock Rise Time (Vin 0.8 to 2.0)	0	,	2 7
Ť	C'ock Fall Time (Vin 2.0 to 0.8)		J4 (0 0
TAR .	AO.CS.DACK Set Up Time to RD Lc;y	i.		מ מ
tAA .		ن د		2 2
tRR .	RD Width	8 (
RD.	Data Access Time From RD Low	. 9	8 .	ם מ
tDF	D8 To Float Delay From RD High	3	n d	ם מ
tAW .	AO.CS.DACK LOCK, LOCK, Set Up Time to WR Low	3 6	8	ם מ
AWI	CK.LDCA.LDOA. Hold Time From	0 0		ח מ
WW	WR Width	8		200
tDW	Data Set Up Time To WR High	80		200
two	Data Hold Time From WR High	0 1		200
B	IRO Reset Delay Time From RD High		150	200
×	IRO Reset Delay Time From WR High			10000
MCY	DMA Cycle Time	57		Cuona
MAM	DMA Reset Delay Time From DACK Low	,	5	MCY
MA	DACK Delay Time From DMA High	0	į	200
AA	DACK Width	90		3 6
tTC	TC Width	60		200
tRST	Reset Width - TTL Driven CLK1	250	,	200
tSRST	Reset Width - Software Reset	in (
IRDD	ROD Active Time Low	40		9 (
rWDD	WD Write Data Width Low	1/2 (TYP)		WCY I
LITS	DESCRIPTION & SET UP TO STEP LOW	4		MCY
tSTP	STEP Active Time Flori STEP LOW	20		MCY
tsc	STEP Cycle Time	24		MCY
tSTD	DIAC Hold Time After STED	132		MCY
tiDX	IDX Index Pulse Width) (j)		MCY
tMR	RD Delay From DMA			in CY
WW	WR Delay From DMA	o c		7
MAW	AD Or WA Response From DMA High	-	5	Su
ĈA	Chip Access Delay From RST Low _ TT:	3	å	MCY
tCAS	Chip Access Delay From tSAST Low	3 %		MCY
IXCA	Chip Access Delay from AST - OSC XT: At 16 MHz	1 0		MCY
TXTS	XT2 Access Calay After RST 9.6 MHz	200		S
tTCR	TO Delay From Last DIVA OF ARC ART	2	_	S
ITC;V	TO Delay, From Last DMA Or IRO THE	-	192	MC?
		0	384	MCY

OY specifies Ct Kt or XTt period
MCY specifies MCLK period, dependent on selected data rate
WCY specifies WCLK period, dependent on selected data rate