

### COMERCIAL E INDUSTRIAL LTDA

Av. Engenheiro Luiz Carlos Berrini, 801 - Conj. 111/121 - Brooklin Nove CEP, 04571 - Fone (PABX)531 - 9353 - Teles (011) 53-288 - FAX (55-11) 61-3770 - SP

COPYRIGHT 💈 1987, 1988 WESTERN DIGITAL COAPORATION
ALL RIGHT9 RESERVED

Recrimted with permission of and licensed by NEC Electronics Inc. § 1985 NEC Electronics Inc.

D \$::al Cordoration for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is \$7a^4d\_5, indication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at any time without notice. In ormation furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western

EAN 714-660-4909 TLX 910-595-1139 Irvine, California 92714 2445 McCahe Way Western Digital VIII) 341 3131 11.11 10103

W.Dimits 2 82 2M

THESTERN DIGITAL

#### Floppy Disk Subsystem WD37C65/A/B Controller

#### FEATURES

- IBM\* PC AT\* compatible format (single and double density)
- Floppy control and operations on chip
- In PC AT mode, provides required signal qualification to DMA channel
- BIOS compatible
- Dual speed spindle drive support
- Address mark detection circuitry internal to floppy disk controller
- Multisector and multitrack transfer capability
- Direct floppy disk drive interface with no buffers
- 48mA sink output drivers
- Compatible with PD8080/85, PD8086, and PD780 Schmitt Trigger line receivers


(Z80™) microprocessors

- On chip clock generation
- Two TTL clock inputs for 40 pin DIP
- Automatic write precompensation Two XTAL oscillator circuits for 44 pin PLCC
- Inner track value of 125 or 187NS pin selectable
- Enhanced host interface
- 20 LSTTL output drive capability or 12 MHz 286 microprocessor with 9 wait states Read/Write accesses compatible registers with 8
- Inputs are TTL level Schmitt Trigger (except data
- DMA timing corrected
- User programmable track stepping rate and head load/unload time
- Drives up to four floppy or Micro Floppydisk
- Data transfer in DMA or non-DMA mode
- Parallel seek operations on up to four drives
- Internal power up reset circuitry (WD37C65A/B

#### DESCRIPTION

drive interface drivers and receivers. precompensation, data rate selection, clock generation, grates: formatter/controller, data separation, connector to the floppy disk drive. This "superchip" interbetween the host processor peripheral bus and the cable an LSI device that provides all the needed functionality The WD37C65/A/B Floppy Disk Subsystem Controller is

- High performance, classical 2nd order, type 2, phase locked loop digital data separator < 10E-9</li> industry standard error rate
- 125, 250, 300, 500 kbits/sec data rates
- CMOS low power 125mW
- +5V DC power supply



TO THE PIN PICC C CHARGEN TO THE PIN	DINING TO SERVICE STATE OF THE PARTY OF THE	FrwC, APA HOL MO2 D\$4 MO1 D\$3 U\$2 V\$S U\$1 DHC WD
--	---	---

WD3/C65A, and the WD3/C65B. The WD3/C65A and the except for the 44 pin PLCC package, where advantage WD37C65B are pin-for-pin compatible with the WD37C65 between the WD37C65A and the WD37C65B is the fact was taken of the additional pins. The only difference WD37C65/A/B is a reference to the fact that there

(\*) IBM and AT are registered trademarks of International Business Machines Corporation Micro Flappydisk is a registered trademaik of Sony Corporation

----

1

that the WD37C65A (and the WD37C65) issues 255 step pulses, while the WD37C65B issues 77 step pulses during a recalibrate command. In the WD37C65AB, pins 17 and 40, which were not utilized in the WD37C65, became ECHGEN (Disk CHanGe ENable) and DCHG (Disk CHanGe) respectively. Both are active low. DCHGEN is offered as an option for those designs that used the criginal WD37C65 part where DCHG did not exist as a direct input into the chip.

On the disk drive interface, the WD37C65/A/B includes cata separation that has been designed to address high performance error rates on floppy disk drives, and contains all the necessary logic to achieve classical forder, type 2, phase locked loop performance. Write precompensation is included, in addition to the usual formatting, encoding/decoding, stepper motor control, and status sensing functions. All inputs are TTL compa-

tible Schmitt Trigger line receivers, and outputs are high current, open drain, with the 48 mA drivers meeting the ANSI specification.

The host interface has been improved for speed operation supporting eight or 12 MHz, 286 microprocessor bus without the use of wait states. The inputs are Schmitt Triggers (except the data bus). Output drive capability is 20 LSTTL loads, allowing direct interconnection to bus structures without the use of buffers or transceivers. For PC and PC AT applications, qualification of interrupt request and DMA request is provided.

Traditionally, data rate selection, drive selection, and stepper motor control have been output ports of the host processor architecture. In the WD37C65/A/B, these functions are latched into registers addressed within the I/O mapping of the system. The WD37C65/A/B has eight internal registers. The eight bit main status register for the status of the system.

(Continued on page 5).

### PIN DESCRIPTIONS

NUMBER

3/3

1/1

5/5

								-
DB0 thru DB7		тс	DACK	AO	CS	WA	RO	MNEMONIC
DATA BUS 0 thru	·	TERMINAL	ACKNOWLEDGE	ADDRESS LINE	CHIP SELECT	WAITE	READ	NAME
0/0		_	-	_	_		-	1,0
8-Bit, bi-directional, tri-state, data bus. D0 is the least significant bit (LSB). D7 is the most significant bit	tor command execution, TC will be qualified by DACK, but not in the programmed I/O execution. In PC AT or Special mode, qualification by DACK requires the Operations Register signal DMAEN to be logically true. Note also that in PC AT mode, TC will be qualified by DACK, whether in DMA or non-DMA host operation. Programmed I/O in PC AT mode will cause an abnormal termination error at the completion of a command.	This signal indicates to WD37C65/A/B that data transfer is complete. If DMA operational mode is selected	Used by the DMA controller to transfer data from the WD37C65/A/B onto the bus. Logical equivalent to CS and A0-1. In Special or PC AT mode, this signal is qualified by DMAEN from the Operations Register.	Address line selecting data (-1) or status (-0) information (A0 - logic 0 during $\overline{WR}$ is illegal).	Selected when 0 (low) allowing $\overline{\text{RD}}$ or $\overline{\text{WR}}$ operation from the host.	Control signal for latching data from the bus into the WD37C65/A/B Buffer Register.	Control signal for transfer of data or status onto the data bus by the WD37C65/A/B.	FUNCTION

6/6

# PIN DESCRIPTIONS (cont.)

\*Only in the PLCC version of the WD37C65A/B. Not connected in the WD37C65

16/16

Ī

מונבטטווסר

0

Interrupt request indicating the completion

and execution or data transfer requests (in non-

an in hase mode. In Special

is driven in the Base mode.

or PC AT mode, this pin is tri-stated, enabled by ....
DMAEN signal from the Operations Register.

DMA mode). NOME,

7-14 7-14

15/15

D.MA

DIRECT MEMORY ACCESS

0

DMA request for byte transfers of data. In Special or PC AT mode, this pin is tri-stated, enabled by the DMAEN signal from the Operations Register. This pin

PIN DESCRIPTIONS (cont.)

NUMBER	MNEMONIC	SIGNAL	ō	EINCTION
28/31	DIAC	DIRECTION	0	This HCD output determines the direction of the head stepper motor, Logic 1 - outward motion 1 - in-
29/32	STEP	STEP PULSE	0	This HOD output increase and a second control of the second contro
30/33	DS1	חפוער פבן באד	)	track to track movement of the head.
	(	סקועה טברבכו ז	0	This HCD output, when active low, is DRIVE SELECT 1 in PC AT mode, enables the interface in this disk date.
				This signal comes from the Operations Register. In Base, or Special mode, this output is #1 of the four decoded Unit Selects, as specified in the device
31/34	SSV	GROUND		Ground.
0	C V K	DRIVE SELECT 2	0	This HCD output, when active low is <u>DRIVE SELECT 2</u> in PC AT mode, enables the interface in this disk drive. This signal comes from the Operations Register. In Base or the Special mode, this output.
33/36	MO1, DS3	MOTOR ON 1, DRIVE SELECT 3	0	command syntax.  This HCD output, when active low, is MOTOR ON mable for disk dates the second syntax.
				comes from the Operations Register. In the Base or Special mode, this output is #3 of the four decoded Unit Selects as specified in the device command
34/37	MOZ, DS4	MOTOR ON 2. DRIVE SELECT 4	0	This HCD output, when active low, is MOTOR ON enable for disk drive #2, in PC AT mode. This signal comes from the Operations Register, in the Base or
				Unit Selects as specified in the device command syntax.
38.33		HEAD LOADED	0	This HCD output, when active low, causes the head to be loaded against the media in the selected drive.
-		CURRENT,	0	WAITE CURRENT when bit density is REDUCED
		PER MINUTE		toward the inner tracks, becoming active when tracks > 28 are accessed. This condition is valid for Base or Special mode, and is indicative of when write precompensation is necessary. In the PC AT mode
	DCHG.	DISK CHANGE	· -	This ST input senses status from the drive, indicating active low that drive door is open or that the diskette has possibly observed.
3/41		PHOTECTED	-	This Schmitt Trigger (ST) input senses status from the disk drive, indicating active low when a diskette is
38/42	TA00	TF VCK 00		This ST input senses status from disk drive, indicating active low when the board.
36. 43	D <sub>X</sub>	NOEX		outermost track, TRACK 00.  This ST input senses status for the control of the co
40/44 V	vcc .	+5VDC		indicating active low when the head is positioned over the beginning of a track marked by an index hole. Input power supply.
inly in the Pi	LCC version of the	inly in the PLCC version of the WD37C65A/B. Not connected in the WD37C65	connecte	d in the WD37C65.

contains status information of the WD37C85/A/B and may be accessed any time. Another four status registers under system control also give various status and error information. The Control Register provides support logic that latches the two LSBs used to select the desired data rate that controls internal clock generation. The Operations Register replaces the standard latched port used in floppy subsystems. These registers are incorporated into the WD37C65/A/B.

All Clock Generation: SCLK – Sampling Clock, WCLK – Write Clock, and MCLK – Master Clock, are included in the WD37C65/A/B, XTAL oscillator circuits provide the necessary signals for internal timing when using the 44 pin DIP is used, the TTL level clock inputs must be provided. There are two oscillator inputs to the WD37C65/A/B; one at 16 MHz that handles all standard cata rates (500, 250, and 125 kb/Sec). The other

oscillator is at 9.6 MHz to support the 300 kb/Sec data rate used in PC AT designs.

Maria Control Control

1 4

Some AT compatibles use two-speed disk drives. If a two-speed disk drive is used, the DRV input should be grounded along with the CLK2 input.

#### ARCHITECTURE

The WD37C65/A/B Floppy Disk Subsystem Controller is an LSI device that provides all the needed functionality between the host processor per overal bus and the cable connector to the floppy disk drive. This "superchip" integrates: formatter/controller, data separation, write precompensation, data rate selection, clock generation, drive interface drivers and receivers.

Figure 1 illustrates a block diagram of the WD37C65/A/B Floppy Disk Subsystem Controller.

Figure 2 illustrates a typical WD37C65/A/B system.




FIGURE 1. WD37C65/A/B BLOCK DIAGRAM




FIGURE 2. TYPICAL WD37C65/A/B SYSTEM

### HOST INTERFACE

The host interface is the Host Microprocessor Peripheral Bus. This bus is composed of eight control signals and eight data signals. In the Special or PC AT modes, IRQ and DMA request are tri-stated and qualified by DMA enable, internally provided by the Operations Register. The data bus, DMA, and IRQ outputs are designed to hand e 20 LSTTL loading. Inputs, except the data bus, are Schmitt Trigger receivers and can be hooked up to a bus or backplahe without any additional buffering.

During the Command or Resul\* phases, the Main Status Register must be read by the processor before each byte of information is written into or read from the Data Register. After each byte of data is read from or written into the Data Register, the CPU should wait for 12us before reading the Main Status Register. Bits D6 and D7 in the Main Status Register. Bits D6 and 1 state, respectively, before each byte of the command word may be written into the WD37C65/AJB. Many of the commands

require multiple bytes. As a result, the Main Status Register must be read prior to each byte transfer to the WD37C65/A/B. During the Result phase, Bits D6 and D7 in the Main Status Register must both be 1's (D6-1 and D7-1) before reading each byte from the Data Register Note that this reading of the Main Status Register before each byte transfer to the WD37C65/A/B is required only in the Command and Result phases, and not during the Execution phase. Note also that D86 and D87 in the MSR can be polled instead of waiting 12us. When they have the right bit settings, the WD37C65/A/B is ready for commands. This might save some time.

During the Execution phase, the Main Status Register need not be read. If the V/D37C65iA/B is in the non-DMA Mode, then the receipt of each data tyre (V/D37C65iA/B is reading data from the FDD) is indicated by an interrupt signal on pin 16 (IRQ-1). The generation of a Read signal (IRD-0) will clear the interrupt as well as output the data onto the data bus. If the processor cannot handle

interrupts fast enough (every 13<sub>M</sub>s for the MFM mode and 27<sub>M</sub>s for the FM mode), then it may poll the Main Status Register and bit D7 (RQM) functions as the Interrupt signal. If a Write Command is in process then the WR signal performs the reset to the Interrupt signal.

All timings mentioned above double for mini floppy data rates.

complete commands, but will always give abnormal signal will appear instead of RD. After the Execution termination error status since TC is qualified by an inactive chooses to do so, the WD37C65/A/B will successfully It should be noted that in PC AT usage, non-DMA Host phase, the Interrupt is automatically cleared (IRQ = 0) or the EOT sector read/written, then an Interrupt will occur phase has been completed (Terminal Count has occurred) transfers are not the normal procedure. If the user When the first byte of data is read during the Result (IRO = 1). This signifies the beginning of the Result phase low ( $\overline{D}\overline{A}\overline{C}\overline{K}$  = 0), then the DMA Request is cleared (DMA with both  $\overline{DACK}$  = 0 (DMA Acknowledge) and an  $\overline{RD}$  = 0 is available. The DMA Controller responds to this request the Main Status Register to determine the cause of the 0). If a Write Command has been issued, then a WF (Read signal). When the DMA Acknowledge signal goes generates DMA's (DMA Requests) when each byte of data generated during the Execution phase. The WD37C65/A/B WD37C65/A/B is in the DMA mode, no Interrupt signals are termination interrupt, either normal or abnormal. If the interrupt since it could be a data interrupt or a command Note that in the non-DMA mode it is necessary to examine

The  $\overline{\text{ND}}$  or  $\overline{\text{WR}}$  signals should be asserted while  $\overline{\text{DACK}}$  is true. The  $\overline{\text{CS}}$  signal is used in conjunction with  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  as a gating function during programmed  $\overline{\text{I/O}}$  operations.  $\overline{\text{CS}}$  has no effect during  $\overline{\text{DMA}}$  operations. If the non-DMA mode is chosen, the  $\overline{\text{DACK}}$  signal should be pulled up to  $\overline{\text{Voc.}}$  it is important to note that during the Result phase all bytes shown in the Command Table must be read. The Read Data Command for example, has several bytes of data in the Result phase. All seven

bytes must be read in order to successfully complete the Read Data command. The WD37C65(A)B will not accept a new command until all seven bytes have been read. Other commands may require fewer bytes to be read during the Result phase. The WD37C65(A)B contains five Status Registers. The Main Status Register mentioned may be read by the processor at any time. The other four status Registers (ST0, ST1, ST2, and ST3) are available only during the Result phase and may be read only during the Result phase and may be read only during the Result phase and may be read only during the Result phase and may be read only during the Result phase and may be read only during the Result phase and may be read that has been executed determines how many of the Status Registers will be read.

The bytes of data which are sent to the WD37C65/A/B to form that Command phase, and are read out of the WD37C65/A/B in the Result phase, must occur in the order shown in the Command Table. The command code must be sent first and the other bytes sent in the prescribed sequence. No foreshortening of the Command or Result phases is allowed. After the last byte of data in the Command phase is sent to the WD37C65/A/B, the Execution phase automatically starts. In a similar fashion, when the last byte of data is read out in the Result phase, the command is automatically ended and the WD37C65/A/B is ready for a new command.

### CONTROL REGISTER

The Control Register provides support logic that latches the two LSBs of the data bus upon receiving LDCR and WR. CS should not be active when this happens. These bits are used to select the desired data rate, which in turn controls the internal Lock ge, ireration. Clock switchover is internally "deglitched," allowing continuous operation after changing data rates. If the Control Register is not used, the data rate is governed by the suspiled clock or crystal. The frequency must be 64X the desired MFM data rate, up to a maximum frequency of 16 MHz. This impress a maximum data rate of 250 kbs, unless the Control Register is used. Switching this clock must be "glitchiess" or the device will need to be reset. Table 1 presents the Control Register:

# TABLE 1. CONTROL REGISTER

	CR1	CR0	DRV	DATA RATE	COMMENTS	RPM (IN PC/AT mode
	0	0	×	500 K	MFM	_
	0	0	×	250 K	FM	
	0	_	0	250 K	MEM	0
	0	_	_	300 K	MEM	0
	_	0	×	250 K	MFM, RST Default	
_	_	0	×	125 K	FM, RST Default	
_		_	×	125 K	7	

# MASTER STATUS REGISTER

The Master Status Register is an eight-bit register that contains the status information of the Foundamy be accessed at any time. Only the Master Status Register may be read and used to facilitate the transfer of data between the processor and WD37C65/A/B. The DIO and ROM bits in the Master Status Register indicate when data is ready and in which direction data will be transferred on the data bus. The maximum time between the

last  $\overline{\text{AD}}$  or  $\overline{\text{WR}}$  during a Command or Fesult phase and DIO and ROM getting set is 12µs if 500 kp;s MFM data rate is selected. (If 250 Fb/s MFM is selected, the delay is 24µs.) For this reason, everytime the Master Status Register is read, the CPU should wart 12µs. The maximum time from the trailing edge of the last  $\overline{\text{AD}}$  in the result phase to when DB4 (FDC bisy) goes low is 12µs.

he bits in the Master Status Register are listed in Table 2.

ABLE 2. MASTER STATUS REGISTER BITS

08			DB5	DB4	C C C	2 0	7 I	D 0	DE C	
MASTER	L A NYCO		EXECUTION MODE	FDC BUSY	ASOB 3 BOSA	TOO 2 BOOK		EDD 1 BLICK	NAME	ВІТ
ROM	DO		EXM	СВ	D3B	D2B	Cia		SYMBOL	
Indicates Data Register is ready to send of receive data to or from the processor. Both bits DIO and ROM should be used to perform the handshaking functions of "ready" and "direction" to the processor.	Indicates direction of data transfer between FDC and Data Register. If DIO=1, then transfer is from Data Register to the processor. If DIO=0, then transfer is from the processor to Data Register.	When DB5 goes low Execution phase has ended and Results Phase has started. It operates only during non-DMA mode of operation.	This bit is set only during Execution phase in non-DMA mode	A READ or WRITE command is in progress. FDC will not	FDD number 3 is in the Seek Mode. If any of the bits is set, FDC will not accept READ or WRITE commands	FDD number 2 is in the Seek Mode. If any of the bits is set, FDC will not accept READ or WRITE commands.	FDD number 1 is in the Seek Mode. If any of the bits is set, FDC will not accept READ or WRITE commands.	FDD number is 0 in the Seek Mode. If any of the bits is set, FDC will not accept READ or WRITE commands.	CENCHIPTION	

in Status Register 0 are listed in Table 3.

# BLE 3. STATUS REGISTER 0 BITS

	TIB	-	
NO.	NAME	SYMBOL	DESCRIPTION
	-		DZ=0 and Ds=0 Normal
			completed and properly executed.
07	INTERRUPT CODE	ō	U/-0 and D6-1. Abnormal termination of command, (AT). Execution of command was started but was not successfully
ח	•		completed.
0			D7-1 and D6-0.
			Invalid command issue. (IC). Command which was issued
D <sub>A</sub>	2		was never started.
	מחמא האט	SE	When the FDC completes the SEEK command, this flan is
5	1		set to 1 (high).
104	ECOTOMENT CHECK	EC	If the Track 0 signal fails to occur after 255 step pulses
†D3	NOT BEADY	5	(recallulate command), then this flag is set.
	C C	2	Since drive Ready is always presumed true, this will always be a logic 0.
02	HEAD SELECT	HS.	This flag is used to indicate the state of the
01	UNIT SELECT 1	US1	This flag is used to indicate the state of the head at interrupt.
00	UNIT SELECT O	. US0	This figure area to indicate a University Number at interrupt.
			of Number at interrupt.

The bits in Status Register 1 are listed in Table 4.

# TABLE 4. STATUS REGISTER 1 BITS

0.1		
NAME	SYMBOL	DESCRIPTION
END OF CYLINDER	EN	When the FDC tries to access a sector beyond the final sector
		or a cylinder, this flag is set.
DATA EBBOB	1	Not used. This bit is always 0 (low).
DAIA ERHOH	DE	When the FDC detects a *CRC error in either the ID field or the data field, this flag is set.
OVERRUN	OR	If the FDC is not serviced by the host system during data
		transfers within a certain time interval, this flag is set.
		Not used. This bit is always 0 (low).
	N.	During execution of READ DATA, WRITE DELETED DATA, or SCAN command, if the FDC cannot find the sector.
	1	specified in the **IDR Register, this flag is set. During execution of the READ ID command, if the FDC cannot read the ID field without an error, then this flag is set.
		During execution of the READ A TRACK command, if the starting sector cannot be found, then this flag is set
NOT WHITEABLE	×	During execution of WRITE DATA, WRITE DELETED DATA or FORMAT A TRACK commands if the FDC detects a WB
		signal from the FDD, then this flag is set.
MARK	MA	If the FDC cannot detect the ID Address Mark after encountering the index hole twice, then this flag is set
		If the FDC cannot detect the Data Address Mark or Deleted Data Address Mark, this flag is set. At the same time the MD (Missing Address Mark in data field of Status Decision)
		2 is set.
	NAME  END OF CYLINDER  DATA ERROR  OVERRUN  NO DATA  MISSING ADDRESS  MARK	NA NO DE EN

e bits in Status Register 2 are listed in Table 5.

# TABLE 5. STATUS REGISTER 2 BITS

NO. NAME  SYMBOL  DESCRIPTION  Not Used. This bit is always 0 (low).  DOTA  CONTROL MARK  CM  DUring execution of the READ DATA or SCAN Command. If the FDC detects a CRC error in the data field, then this flag is set.  DATA ERROR  This bit is related to the ND bit, and when the condition of "equal" is satisfied, this flag is set.  During execution of the SCAN command, if the FDC cannot find a sector on the cylinder which meets the condition, then this flag is set.  This bit is related to the ND bit, and when the condition of "equal" is related to the SCAN command. if the FDC cannot find a sector on the cylinder which meets the condition, then this flag is set.  This bit is related to the ND bit, and when the condition, then this flag is set.  This bit is related to the ND bit, and when the condition the IDR and the condition of the SCAN command. If the FDC cannot find a sector on the cylinder which meets the condition, then this flag is set.  When the condition of the SCAN command. If the FDC cannot find a sector on the cylinder which meets the condition the IDR and the condition of the sector on the cylinder which meets the condition of the condition of the SCAN command. If the FDC cannot find a sector on the cylinder which meets the condition the IDR and the condition of the sector on the cylinder which meets the condition the IDR and the condition of the SCAN command. If the FDC cannot find a sector on the cylinder which meets the condition the IDR and the condition of the SCAN command. If the FDC cannot find a sector on the cylinder whi		BIT		The state of the s
CONTROL MARK  DATA ERROR  WRONG CYLINDER  SCAN EQUAL  SCAN NOT  SN  BAD CYLINDER  BAD CYLINDER  BAD MISSING ADDRESS  MARK IN DATA FIELD	ÑŌ.	NAME	SYMBOL	DESCRIPTION
CONTROL MARK  DATA ERROR  WRONG CYLINDER  SCAN EQUAL  SCAN NOT  SN  BAD CYLINDER  BAD CYLINDER  MISSING ADDRESS  MARK IN DATA FIELD	07			Not lead This his college
DATA ERROR  WRONG CYLINDER  SCAN EQUAL  SCAN NOT  SN  BAD CYLINDER  BAD CYLINDER  MISSING ADDRESS  MARK IN DATA FIELD	ח	OCHIOCH INC.		NOT Used. Ints bit is always 0 (low).
DATA ERROR  WRONG CYLINDER  SCAN EQUAL  SCAN NOT  SOAN NOT  SN  BAD CYLINDER  BAD CYLINDER  MISSING ADDRESS  MARK IN DATA FIELD  MISSING ADDRESS	5	CON ROL MARK	CM	During execution of the READ DATA or SCAN Command
DATA ERROR  WRONG CYLINDER  SCAN EQUAL  SCAN NOT  SN  BAD CYLINDER  BAD CYLINDER  MISSING ADDRESS  MARK IN DATA FIELD  MISSING ADDRESS				if the FDC encounters a sector which contains a Deleted Data
WRONG CYLINDER WC  SCAN EQUAL  SCAN NOT  SCAN NOT  BAD CYLINDER  MISSING ADDRESS  MARK IN DATA FIELD  MISSING ADDRESS	7			Address Mark, this flag is set.
WRONG CYLINDER WC  SCAN EQUAL  SCAN NOT  SN  BAD CYLINDER  BC  MISSING ADDRESS  MARK IN DATA FIELD	D5	DATA ERROR	8	If the FDC detects a CRC error in the data field than this
SCAN EQUAL SH SCAN NOT SN BAD CYLINDER BAD CYLINDER BAD MISSING ADDRESS MARK IN DATA FIELD	!			flag is set.
SCAN EQUAL  SCAN NOT  SN  BAD CYLINDER  BC  MISSING ADDRESS  MARK IN DATA FIELD  MISSING ADDRESS	04	WRONG CYLINDER	w <sub>C</sub>	This bit is related to the ND bit, and when the contents of
SCAN EQUAL  SCAN NOT  SN  BAD CYLINDER  BC  MISSING ADDRESS  MARK IN DATA FIELD  MD				* * *C on the medium is different from that stored in the
SCAN EQUAL SH SCAN NOT SN BAD CYLINDER BC MISSING ADDRESS MARK IN DATA FIELD MD	3			IDR, this flag is set.
SCAN NOT SN  BAD CYLINDER BC  MISSING ADDRESS  MARK IN DATA FIELD  MD	23	SCAN EQUAL	HS	During execution of the SCAN command if the condition
BAD CYLINDER BC MISSING ADDRESS MARK IN DATA FIELD MARK IN DATA FIELD	3			of "equal" is satisfied, this flag is set
BAD CYLINDER BC  MISSING ADDRESS MARK IN DATA FIELD  MARK IN DATA FIELD	20	SCAN NOT	SN	During execution of the SCAN command if the EDC cannot
BAD CYLINDER BC MISSING ADDRESS MARK IN DATA FIELD				find a sector on the cylinder which meets the condition the
MISSING ADDRESS MARK IN DATA FIELD  MARK IN DATA FIELD	?			this flag is set.
MISSING ADDRESS MARK IN DATA FIELD	2	BAD CYLINDER	ВС	This bit is related to the ND bit, and when the contents of
MISSING ADDRESS MD MARK IN DATA FIELD				C on the medium is different from that stored in the IDE and
MARK IN DATA FIELD	3			the contents of C is FF, then this flag is set.
MARK IN DATA FIELD	00	MISSING ADDRESS		When I was to see the second s
-	•	MARK IN DATA FIFLD	M	When data is read from the medium, if the FDC cannot find
				a Data Address Mark or Deleted Data Address Mark, then

The bits in Status Register 3 are listed in Table 6.

# TABLE 6. STATUS REGISTER 3 BITS

	ВІТ		
 NO.	NAME	SYMBOL	DESCRIPTION
†D7	ì	ı	Not used. Will always be logic 0.
 D6	WRITE PROTECTED	WP	This bit is used to indicate the status of the WRITE PROTECTED signal from the FDD.
 †D5	READY	RY	This bit will always be a logic 1.
			Drive is presumed to be ready.
 D4	TRACK 0	<b>a</b>	This bit is used to indicate the status of the Track 0 signal from the FDD.
 †D3	WRITE PROTECTED	WP	This bit is used to indicate the status of the WRITE PROTECTED signal from the FDD.
 D2	HEAD SELECT	HS .	This bit is used to indicate the status of the Side Select signal to the FDD.
 9	UNIT SELECT 1	US1	This bit is used to indicate the status of the Unit Select 1 signal to the FDD.
Do	UNIT SELECT 2	US0	This bit is used to indicate the status of the Unit Select 0 signal to the FDD.
000	CBC Cyclic Bodingdom Charle		

CHC - Cyclic Hedundancy Check

IDR - Internal Data Register

Cylinder

Different from NEC765

### DATA REGISTER

meters, and FDD status information. Data bytes are read out of, or written into, the Data Register in order to program or obtain the results after a particular command The eight-bit Data Register stores data, commands, para-

> the Data Register and the signals RD, WR, and A0 are shown in Table 7. The relationship between the Master Status Register and

# TABLE 7. MASTER STATUS AND DATA REGISTERS RELATIONSHIP

		-		
Write into Data Register	0	_	-4	_
Read from Data Register	_	0	_	
Illegal	0	0	_	
Illegal	0	0	0	-
Illegal	0	_	0	
Read Main Status Register	_	0	0	
FUNCTION	WR	AD	AO	

## OPERATIONS REGISTER

Register replaces the typical latched port found in floppy should not be active when this happens. The Operations The Operations regulate provided gupper finic that latches the data bus upon receiving LDOR and WA. CS

> subsystems used to control disk drive spindle motors and the desired disk drive. Table 8 represents the Operations Hegister

# TABLE 8. OPERATIONS REGISTER

Special mode (1) and PC AT mode (0).		
; Mode Select. During a soft reset condition, may be used to select between	(MSEL) ·	OR7
; Has no defined function. A spare.	(×)	OR6
; Motor On enable, inverted output MO2 is active only in PC AT mode.	MOEN2	OR5
; Motor On enable, inverted output MO1 is active only in PC AT mode.	MOENI	OR4
IRQ outputs and DACK input.		
; DMA enable, active in Special and PC AT modes. Qualifies DMA and	DMAEN	OR3
; Soft reset, active low.	SRST	OR2
No defined function in WD37C65.		
; In WD37C65A/B this must be a logic 0 for DS1 and DS2 to become active.	(×)	ORI
MOEN2 - 1, then DS2 is active, but only in the PC AT mode.		
; Drive Select, if low and MOEN1 - 1, then DS1 is active. If high and	DSEL	OR0

# BASE, SPECIAL, AND PC AT MODES

may be used in any mode without altering functionality. which the user may find desirable. The Control Register Base, Special, and PC AT modes allow subtle differences

indicative of when write precompensation is necessary be no qualifying by DMAEN and no soft resets. The Drive Select outputs. DS1 to DS4, offer a 1 of 4 decoding of After a hardware reset, RST active, the WD37C65/A/B will be held in soft reset, SRST active, with the normally driven signals, DMA request and IRO request outputs tristated. Base mode may be initiated at this time by a chip the Unit Select bits resident in the command structure. Pin RWC represents Reduce Write Current and is bits the use of the Operations Register, hence there can write, it is strongly recommended that the Base mode access by the host. Although this may be any read or Register. Once Base mode is entered, the soft reset is user's first chip access be a read of the Master Status released, and IRQ and DMA are driven. Base mode prohi-

#### Special Mode

the DMAEN signal as a qualifier and to do a software driven device reset, SRST. To enter Special mode, the Operations Register is loaded with (1 X 0 0 X 0 X X), setting mode Select to a logic 1 disabiling MOEN1 and MOEN2 and causing SRST to be active. Then a read of the Control Register address, LDCR and RD, will set the device into Special mode. The DST through DS3 is again offered in this mode, as is RWC Special mode allows use of the Operations Register for

#### PC AT Mode

For PC AT compatibility, users will write to the Operations Register, LDOR and WR; this action, performed after a hardware reset, or in the Base mode, initiates PC AT replaced with the DSEL and MOEN signals buffered from Then a read of the Control Register address sets the device into PC AT mode. The DS outputs are now MOEN1 and MOEN2, and causing SAST to be active X 0 X X), setting Mode Select to a logic 0, disabling mode by loading the Operations Register with (0 X 0 0 mode. PC AT mode can also be entered from Special

> or used to reduce write current when a slower data rate is selected for a given drive. Figure 3 illustrates the function is now RPM so that users with two-speed drives relationship among the three modes. per minute to 300 revolutions per minute when active low may reduce spindle speed from a nominal 360 revolutions ported and compatible with the current BIOS. RWC pin the Operations Register DMAEN and SRST are sup-




FIGURE 3. FLOW DIAGRAM
DEPICTING RELATIONSHIP OF BASE, SPECIAL,
AND PC AT MODES.

### POLLING ROUTINE

After any reset the WD37C65/A/B, (a hard RST or soft \$\overline{SrST}\_1\$), will automatically go into a Polling routine. In between commands (and between step pulses in the SEEK Command), the WD37C65/A/B polls all four FDDs looking for a change in the Ready line from any of the drives. Since the drive is always presumed Ready, an interrupt will only be generated following a reset. This occurs because a reset forces Not Ready status, which then promptly becomes Ready. Note that in Special or

PC AT modes, if DMAEN is not valid prior to 1ms after reset goes inactive, then IRO may be already set and pending when finally enabled onto the bus. The polling of the Ready line by the WD37C65/A/B occurs continuously between commands. Each drive is polled every 1024ms, except during the READ/WRITE commands. For minifloppies, the polling rate is 2.048ms. The drive polling sequence is 1-2-4-3. Please note that in the PC AT mode, the user will not see the polling at the Drive Select signals. Figure 4 illustrates the Drive Select Polling Timing.




FIGURE 4. DRIVE SELECT POLLING TIMING

#### DEVICE RESETS

The WD37C65/A/B supports both hardware reset (RST) pin (19) and a software reset (SRST) through use of the Operations Register. The RST pin will cause a device reset for the active duration. RST causes a default to Base mode, and default selects 250k MFM (or 125k FM, code dependent) as the data rate (16 MHz input clock). SRST will disable the microcontroller as did the RST, but will not affect the current data rate selection or the mode. RST, when active, will disable the high current criver outputs to the c.sk drive. AST and SRST will not affect the values set for the internal timers - HUT, HTL, and SRT.

If the XTAL oscillators are used, instead of the TTL driven clock inputs, the hardware RST active time requirement will be extended. The oscillator circuit is designed so that RST will bootstrap the circuit into guaranteed oscillation in a fixed amount of time. The extended reset time allows

the growth of the oscillation to produce stable internal clock timing.

### DATA SEPARATOR

The Data Separator is a WD92C32 Digital Phase Lock Loop Floppy Disk Data Separator (DPLL). It was designed to address high performance error rates on floppy disk drives, and to provide superior performance in terms of available bit lifter tolerance. It contains the necessary logic to achieve classical 2nd order, type 2, phase locked loop performance. Figure 1 illustrates the WD92C32 used as the Data Separator in the WD37C65/MB system. Figure 5 illustrates the WD92C32 simplified block diagram. The bit litter tolerance for the data separator is 60%, which guarantees an error rate of < 10E-9.




FIGURE 5. WD92C32 SIMPLIFIED BLOCK DIAGRAM

# WRITE PRECOMPENSATION

The WD37C65/A/B maintains the standard first level algorithm to determine when write precompensation should be applied. The EARLY and LATE signals are used internally to select the appropriate delay in the write data pulse stream. The encoded WRITE DATA signal is synchronized to the 16 MHz clock if this is the frequency on CLK1 pin (23), and clocked through a shift register. Signals EARLY, NOM, and LATE determine the amount of delay through the shift register before a multiplexer gares the chosen bit to the output. The output data pulse width has a 25% duty cycle, i.e., one fourth of the bit cell period, and equal to one half the WCLK period.

When PCVAL pin (24) = 1, all data will be precompensated by ± 125ns, regardless of track number and data rate. However, this is only for MFM encoding. There is no write precompensation for FM. If PCVAL = 0, and if a track inside number 28 is accessed, then ± 187ns precompensation will be generated. For frequencies other then 16 MHz on the CLK1 pin, the precompensation values will be two and three clock cycles respectively.

When the non-standard data rate using CLK2 is chosen, the MFM precompensation will always be two clock

cycles. For 9.6 MHz, this is  $\pm$  208ns. In this case, the PCVAL function is disabled.

## CLOCK GENERATION

This logical block provides all the clocks needed by the WD37C65/A/B. They are: Sampling Clock (SCLK), Write Clock (WCLK), and the Master Clock (MCLK).


SCLK drives the WD92C32 Data Secarator used during data recovery. This clock's frequency is always 32 times the selected data rate.

WCLK is used by the encoder logic to place MFM or FM on the senal WD-stream to the disk. WCLK always has a frequency two times the selected data rate.

MCLK is used by the microsequencer. MCLK and MCLK clock all latches in a two-phase scheme. One microinstruction cycle is four MCLK cycles. MCLK has a frequency equal to eight times the selected MFM data rate or 16 times the FM data rate. Table 9 presents the Clock Data Rate. Figure 6 illustrates the XTAL oscillator circuits for the 44 pin PLCC configuration.

# TABLE 9. CLOCK DATA RATE

		**************************************		
DATA RATE	CODE	SCLK	MCLK	WCLK
500 kb/s	MEM	16.0 MHz	4.0 MHz	1.0 MHz
250 kb/s	M	8.0 MHz	4.0 MHz	500 KHz
250 kb/s	MEM	8.0 MHz	2.0 MHz	500 KHz
125 kb/s	FM	4.0 MHz	2.0 MHz	250 KHz
300 kb/s	MEM	96 MHz	2.4 MHz ·	600 KHz



# FIGURE 6. XTAL OSCILLATOR CIRCUITS FOR THE 44 PIN PLCC

# COMMAND PARAMETERS

The WD37C65;A/B is capable of performing 15 different commands. Each command is initiated by a multibyte transfer from the processor. The results after execution of the command may also be a multibyte transfer back Command phase. Execution phase, and the Result to the processor. The commands consist of three phases:

Command phase - The Floppy Disk Controller (FDC) to perform a particular operation receives all information required from the processor.

Execution phase - The FDC performs the operation it was instructed to do.

Result phase status and other housekeeping information are made available to After completion of the operation,

Table 10 lists the 15 WD37C65/A/B commands. the processor.

# TABLE 10, WD37C65/A/B COMMANDS

SCAN EQUAL SCAN LOW OR EQUAL SCAN HIGH OR EQUAL SENSE DRIVE STATUS SENSE INTERRUPT STATUS SPECIFY FORMAT A TRACK WRITE DELETED DATA READ DELETED DATA RECALIBRATE READ ID READ A TRACK WRITE DATA READ DATA

parameters and results for each command. Most commands require nine command bytes and return seven bytes during the result phase. The ""W" to the left of each byte indicates a command phase byte to be written. An "R" indicates a result byte. Tables 11 through 25 are presented to show the required

### TABLE 11. READ DATA

# TABLE 12. READ DELETED DATA

		1	70.7
execution.	H	1	1 71
Sector ID information after command		^	77
	ST2	^	
execution.	ST1	1	-
Status information after command	STO	1	RESULTS R
system.			
Data transfer between FDD and main			EXECUTION
	DTL	^	~
	-GPL	1	<
	—E0T	^	<
	Z	1	W
against header on floppy disk.		<b>*</b>	
execution. The four bytes are compared	H	1	×
->  Sector ID information prior to command	C>	<b>*</b>	
	(   X   HS   US1   US0	_	*
Command Codes	1 1 0 0	MT MF SK	COMMAND
REMARKS	03 D2 D1 D0	W D7 D6 D5 D4	PHASE R/W
Description organisms or consistent of the strangent fraging against produce against a special and organisms of the strangent	and and an arrangement of the second		

### TABLE 13. WRITE DATA

	-			Z:				1		
execution.				D I				\ \		
Sector ID information after command	-			C				<b>1</b>	_	
	-			-ST2	-	.		<u>^</u>	_	
execution.	-			-ST1				<u>^</u>		
> Status information after command	-			-STO				<b>D</b>		RESULTS
system.									-	
Data transfer between FDD and main										EXECUTION
	-			-סדר-				<b>₹</b>	_	
	-			GPL					_	
	-			-E01-				× A	_	
	-			N				×	_	
against header on floopy disk.	*			R			Nest Constitution of the last	×	_	
execution. The four bytes are compared				1	-			×	_	
Sector ID intermation prior to command	-		-	0				×	_	
	XI HS USI USO	SUS	×		×	_	×	₹	_	
1 Command Codes	0	_	0		0	0	MT MF	×	_	COMMAND
REMARKS	00	2 0	D3   D2   D1		04	D7 D6 D5 D4	7 D6	R/W D	B	PHASE