


FEATURES

- High performance, classical 2nd order, type 2, phase locked loop digital data separator < 10E-9 industry standard error rate
- 125, 250, 300, 500 kbit/sec data rates
- CMOS low power 125mW
- +5V DC power supply

**DESCRIPTION**

The WDCC65A1B Floppy Disk Subsystem Controller is an LSI device that provides all the needed functionality between the host processor peripheral bus and the cable connector to the floppy disk drive. This "superchip" integrates: formatter/controller, data separation, write precompensation, data rate selection, clock generation, drive interface drivers and receivers.

WD3C7C65A/B is a reference to the act that there are three revisions of this device: the original WD3C7C65, the WD3C7C65A, and the WD3C7C65B. The WD3C7C65A and the WD3C7C65B are pin-for-pin compatible with the WD3C7C65, except for the 44 pin PLCC package, where a disadvantage was taken of the additional pins. The only difference between the WD3C7C65A and the WD3C7C65B is the fact

Reprinted with permission of and licensed by NEC Electronics Inc. © 1985 NEC Electronics Inc.

© 2007 Western Digital Corporation. All rights reserved. Western Digital Corporation is not responsible for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change specifications at any time without notice.

COPYRIGHT © 1987, 1988 WESTERN DIGITAL CORPORATION
ALL RIGHTS RESERVED

COMERCIAL E INDUSTRIAL LTDA
Av. Engenheiro Luiz Carlos Berrini, 801 - Conj. 111/121 - Brooklin Novo
CEP: 04571 - Fone: (PABX) 531-9335 - Telex: (011) 53-288 - FAX: (55-11) 61-3770 - SP



Western Digital
2445 McCabe Way
Irvine, California 92714
(800) 844-9634 or (714) 251-2000
FAX 714-660-4909 TLX 910-395-1139
WDI9002S 5 88 701

WESTERN DIGITAL

(*) IBM and AT are registered trademarks of International Business Machines Corporation and are a registered trademark of Zilog Inc.
Micro Floppydisk is a registered trademark of Sony Corporation.

that the WD37C65A (and the WD37C65) issues 255 step pulses, while the WD37C65B issues 77 step pulses during a recalibrate command. In the WD37C65A/B, pins 17 and 40, which were not utilized in the WD37C65, became CHNGEN (Disk Change Enable) and DCHG (Disk Change) respectively. Both are active low. DCHG is offered as an option for those designs that used the original WD37C65 part where DCHG did not exist as a direct input into the chip.

On the disk drive interface, the WD37C65A/B includes data separation that has been designed to address high performance error rates on floppy disk drives, and contains all the necessary logic to achieve classical 2nd order type 2, phase locked loop performance. Write precompensation is included, in addition to the usual formatting, encoding/decoding, stepper motor control, and status sensing functions. All inputs are TTL compatible.

PIN DESCRIPTIONS

D/P PIN NUMBER	MEMONIC	SIGNAL NAME	I/O	FUNCTION
1/1	<u>RD</u>	<u>READ</u>	I	Control signal for transfer of data or status onto the data bus by the WD37C65A/B.
2/2	<u>WR</u>	<u>WRITE</u>	I	Control signal for latching data from the bus into the WD37C65A/B Buffer Register.
3/3	<u>CS</u>	<u>CHIP SELECT</u>	I	Selected when 0 (low) allowing <u>RD</u> or <u>WR</u> operation from the host.
4/4	<u>A0</u>	<u>ADDRESS LINE</u>	I	Address line selecting data (-1) or status (-0) information. (A0 = logic 0 during <u>WR</u> is illegal).
5/5	<u>DACK</u>	<u>DMA ACKNOWLEDGE</u>	I	Used by the DMA controller to transfer data from the WD37C65A/B onto the bus. Logical equivalent to <u>CS</u> and <u>A0</u> - 1. In Special or PC AT mode, this signal is qualified by <u>DMAEN</u> from the Operations Register.
6/6	<u>TC</u>	<u>TERMINAL COUNT</u>	I	This signal indicates to WD37C65A/B that data transfer is complete. If DMA operational mode is selected for command execution, <u>TC</u> will be qualified by <u>DACK</u> , but not in the programmed I/O execution. In PC AT or Special mode, qualification by <u>DACK</u> requires the Operations Register signal <u>DMAEN</u> to be logically true. Note also that in PC AT mode, <u>TC</u> will be qualified by <u>DACK</u> , whether in DMA or non-DMA host operation. Programmed I/O in PC AT mode will cause an abnormal termination error at the completion of a command.
7/4	<u>DB0 thru DB7</u>	<u>DATA BUS 0 thru DATA BUS 7</u>	I/O	8-Bit, bi-directional, tri-state, data bus. D0 is the least significant bit (LSB). D7 is the most significant bit (MSB).
15/15	<u>DMA</u>	<u>DIRECT MEMORY ACCESS</u>	O	DMA request for byte transfers of data. In Special or PC AT mode, this pin is tri-stated, enabled by the <u>DMAEN</u> signal from the Operations Register. This pin is driven in the Base mode.
16/16	<u>INTR</u>	<u>Interrupt</u>	O	Interrupt request indicating the completion of DMA mode). In Special or PC AT mode, this pin is tri-stated, enabled by the <u>DMAEN</u> signal from the Operations Register.

ible Schmitt Trigger line receivers, and outputs are high current, open drain, with the 48 mA drivers meeting the ANSI specification.

The host interface has been improved for speed operation supporting eight or 12 MHz, 286 microprocessor bus without the use of wait states. The inputs are Schmitt Triggers (except the data bus). Output drive capability is 20 LSTTL loads, allowing direct interconnection to bus structures without the use of buffers or transceivers. For PC and PC AT applications, qualification of interrupt request and DMA request is provided.

Traditionally, data rate selection, drive selection, and stepper motor control have been output ports of the host processor architecture. In the WD37C65A/B, these functions are latched into registers addressed within the I/O mapping of the system. The WD37C65A/B has eight internal registers. The eight bit main status register (Continued on page 5).

PIN DESCRIPTIONS (cont.)

D/P PIN NUMBER	MEMONIC	SIGNAL NAME	I/O	FUNCTION
17	<u>DCHGEN</u>	<u>DISK CHANGE ENABLE</u>	I	This input must be at Logic - 0 to enable <u>DCHG</u> input status at pin 40 to be placed on DB7 during a <u>RD</u> - 0 or <u>LDCK</u> - 0. Internal pull-up.
17/18	<u>LDCK</u>	<u>LOAD OPERATIONS REGISTER</u>	I	Address decode which enables the loading of the Operations Register. Internally gated with <u>WR</u> creates the strobe which latches the data bus into the Operations Register.
18/19	<u>LDCKR</u>	<u>LOAD CONTROL REGISTER</u>	I	Address decode which enables loading of the Control Register. Internally gated with <u>WR</u> creates the strobe which latches the two LSBs from the data bus into the Control Register.
19/20	<u>RST</u>	<u>RESET</u>	I	Resets controller, placing microsequencer in idle. Resets device outputs. Puts device in Base mode, not PC AT or Special mode.
20/21	<u>RDD</u>	<u>READ DISK DATA</u>	I	This is the raw serial bit stream from the disk drive. Each falling edge of the pulses represents a flux transition of the encoded data.
21/	<u>CLK2</u>	<u>CLOCK2</u>	I	TTL level clock input used for non-standard data rates; is 6MHz for 300 kbs, and can only be selected from the Control Register.
22	<u>XTL2</u>	<u>XTAL2</u>	O	<u>XTAL</u> oscillator drive output for 44 pin PLCC (See Figure 6). Should be left floating if TTL inputs used at pin 23.
23	<u>XTL2</u>	<u>XTAL2</u>	I	<u>XTAL</u> oscillator input used for non-standard data rates. It may be driven with a TTL level signal.
22/24	<u>DRV</u>	<u>DRIVE TYPE</u>	I	Drive type input indicates to the device that a two-speed spindle motor is used if logic is 0. In that case, the second clock input will never be selected and must be grounded.
23/	<u>CLK1</u>	<u>CLOCK1</u>	I	TTL level clock input is used to generate all internal timings for standard data rates. Frequency must be 15MHz \pm 0.1%, and may have 40/60 or 60/40 duty cycle.
25	<u>XTL1</u>	<u>XTAL1</u>	O	<u>XTAL</u> oscillator drive output for 44 pin PLCC (See Figure 6). Should be left floating if TTL inputs used at pin 26.
26	<u>XTL1</u>	<u>XTAL1</u>	I	<u>XTAL</u> oscillator input requiring 16MHz crystal. This oscillator is used for all standard data rates, and may be driven with a TTL level signal.
24/27	<u>PCVAL</u>	<u>PRECOMPENSATION VALUE</u>	I	<u>PRECOMPENSATION VALUE</u> select input. This pin determines the amount of write precompensation used on the inner tracks of the diskette. Logic 1 = 125ns. Logic 0 = 187ns.
25/28	<u>HS</u>	<u>HEAD SELECT</u>	O	High current driver (HCD) output selects the head (side) of the floppy disk that is being read or written. Logic 1 = side 0. Logic 0 = side 1.
26/29	<u>WE</u>	<u>WRITE ENABLE</u>	O	This HCD output becomes true, active low, just prior to writing on the diskette. This allows current to flow through the write head.
27/30	<u>WD</u>	<u>WRITE DATA</u>	O	This HCD output is <u>WRITE DATA</u> . Each falling edge of the encoded data pulse stream causes a flux transition on the media.

PIN DESCRIPTIONS (cont.)

U/P PIN NUMBER	MEMORNIC	SIGNAL NAME	I/O	FUNCTION
28/31	DIRC	DIRECTION	O	This HCD output determines the direction of the head stepper motor. Logic 1 - outward motion. Logic 0 - inward motion.
29/32	STEP	STEP PULSE	O	This HCD output issues an active low pulse for each track to track movement of the head.
30/33	DST	DRIVE SELECT 1	O	This HCD output, when active low, is <u>DRIVE SELECT 1</u> in PC AT mode, enables the interface in this disk drive. This signal comes from the Operations Register. In Base, or Special mode, this output is #1 of the four decoded Unit Selects, as specified in the device command syntax.
31/34	VSS	GROUND	O	Ground.
32/35	DS2	DRIVE SELECT 2	O	This HCD output, when active low, is <u>DRIVE SELECT 2</u> in PC AT mode, enables the interface in this disk drive. This signal comes from the Operations Register. In Base, or the Special mode, this output is #2 of the four decoded Unit Selects as specified in the device command syntax.
33/36	DS3	MOTOR ON 1, DRIVE SELECT 3	O	This HCD output, when active low, is <u>MOTOR ON</u> enable for disk drive #1, in PC AT mode. This signal comes from the Operations Register. In the Base or Special mode, this output is #3 of the four decoded Unit Selects as specified in the device command syntax.
34/37	DS4	MOTOR ON 2, DRIVE SELECT 4	O	This HCD output, when active low, is <u>MOTOR ON</u> enable for disk drive #2, in PC AT mode. This signal comes from the Operations Register. In the Base or Special mode, this output is #4 of the four decoded Unit Selects as specified in the device command syntax.
35/38	HDL	HEAD LOADED	O	This HCD output, when active low, causes the head to be loaded against the media in the selected drive.
36/39	RWC, RPM	REDUCED WRITE CURRENT, REVOLUTIONS PER MINUTE	O	This HCD output, when active low, causes a <u>REDUCED WRITE CURRENT</u> when bit density is increased toward the inner tracks, becoming active when tracks > 28 are accessed. This condition is valid for Base or Special mode, and is indicative of when write precompensation is necessary. In the PC AT mode, this signal will be active when CR0-1.
40	DCHG	DISK CHANGE	I	This ST input senses status from the drive, indicating active low that drive door is open or that the diskette has possibly changed since last drive selection. This Schmitt Trigger (ST) input senses status from the disk drive, indicating active low when a diskette is <u>WRITE PROTECTED</u> .
37/41	WP	WRITE PROTECTED	I	This ST input senses status from disk drive, indicating active low when the head is positioned over the outermost track, <u>TRACK 00</u> .
38/42	TR00	TRACK 00	I	This ST input senses status from the disk drive, indicating active low when the head is positioned over the beginning of a track marked by an index hole.
39/43	IDX	INDEX	I	This ST input senses status from the disk drive, indicating active low when the head is positioned over the beginning of a track marked by an index hole.
40/44	VCC	+5VDC	I	Input power supply.

contains status information of the WD37C65A/B and may be accessed any time. Another four status registers under system control also give various status and error information. The Control Register provides support logic that latches the two LSBs used to select the desired data rate that controls internal clock generation. The Operations Register replaces the standard latched port used in floppy subsystems. These registers are incorporated into the WD37C65A/B.

All Clock Generation: SCLK - Sampling Clock, WCLK - Write Clock, and MCLK - Master Clock, are included in the WD37C65A/B. XTAL oscillator circuits provide the necessary signals for internal timing when using the 44 pin PLCC. If the 40 pin DIP is used, the TTL level clock inputs must be provided. There are two oscillator inputs to the WD37C65A/B: one at 16 MHz that handles all standard data rates (500, 250, and 125 kb/Sec). The other

oscillator is at 9.6 MHz to support the 300 kb/Sec data rate used in PC AT designs.

Some AT compatibles use two-speed disk drives. If a two-speed disk drive is used, the DRV input should be grounded along with the CLK2 input.

ARCHITECTURE

The WD37C65A/B Floppy Disk Subsystem Controller is an LSI device that provides all the needed functionality between the host processor peripheral bus and the cable connector to the floppy disk drive. This "superchip" integrates: format/controller, data separation, write precompensation, data rate selection, clock generation, drive interface drivers and receivers.

Figure 1 illustrates a block diagram of the WD37C65A/B Floppy Disk Subsystem Controller.

Figure 2 illustrates a typical WD37C65A/B system.




FIGURE 1. WD37C65A/B BLOCK DIAGRAM

PLCC version of WD37C65A/B only




FIGURE 2. TYPICAL WD37C65A/B SYSTEM

HOST INTERFACE

The host interface is the Host Microprocessor Peripheral Bus. This bus is composed of eight control signals and eight data signals. In the Special or PC AT modes, I/O and DMA requests are tri-stated and qualified by DMA enable, internally provided by the Operations Register. The data bus, DMA, and I/O outputs are designed to handle 20 LSTTL loading. Inputs, except the data bus, are Schmitt trigger receivers and can be hooked up to a bus or backplane without any additional buffering.

During the Command or Result phases, the Main Status Register must be read by the processor before each byte of information is written into or read from the Data Register. After each byte of data is read from or written into the Data Register, the CPU should wait for 12.5 before reading the Main Status Register. Bits D6 and D7 in the Main Status Register must be in a 0 and 1 state, respectively, before each byte of the command word may be written into the WD37C65A/B. Many of the commands

require multiple bytes. As a result, the Main Status Register must be read prior to each byte transfer to the WD37C65A/B. During the Result phase, Bits D6 and D7 in the Main Status Register must both be 1's (D6=1 and D7=1) before reading each byte from the Data Register. Note that this reading of the Main Status Register before each byte transfer to the WD37C65A/B is required only in the Command and Result phases, and not during only the Execution phase. Note also that DB6 and DB7 in the MSTR can be polled instead of waiting 12.5. When they have the right bit settings, the WD37C65A/B is ready for commands. This might save some time.

During the Execution phase, the Main Status Register need not be read. If the WD37C65A/B is in the non-DMA Mode, then the receipt of each data byte (WD37C65A/B is sending data from the FDD) is indicated by an interrupt signal on pin 16 (IRQ-1). The generation of a Read signal (RD=0) will clear the interrupt as well as output the data onto the data bus. If the processor cannot handle

interrupts fast enough (every 13.5 for the MFM mode and 27.5 for the FM mode), then it may poll the Main Status Register and bit D7 (RQM) functions as the interrupt signal. If a Write Command is in process then the W/R signal performs the reset to the interrupt signal.

All timings mentioned above double for mini floppy data rates.

Note that in the non-DMA mode it is necessary to examine the Main Status Register to determine the cause of the interrupt since it could be a data interrupt or a command termination interrupt, either normal or abnormal. If the WD37C65A/B is in the DMA mode, no interrupt signals are generated during the Execution phase. The WD37C65A/B generates DMA's (DMA Request) when each byte of data is available. The DMA Controller responds to this request with both DACK=0 (DMA Acknowledge) and an RD=0 (Read signal). When the DMA Acknowledge signal goes low (DACK=0), then the DMA Request is cleared (DMA=0). If a Write Command has been issued, then a W/R signal will appear instead of RD. After the Execution phase has been completed (Terminal Count has occurred) or the EOT sector read/written, then an interrupt will occur (IRQ=1). This signifies the beginning of the Result phase. When the first byte of data is read during the Result phase, the interrupt is automatically cleared (IRQ=0). It should be noted that in PC AT usage, non-DMA Host transfers are not the normal procedure. If the user chooses to do so, the WD37C65A/B will successfully complete commands, but will always give abnormal termination error status since TC is qualified by an inactive DACK.

The RD or WR signals should be asserted while DACK is true. The CS signal is used in conjunction with RD and WR as a gating function during programmed I/O operations. CS has no effect during DMA operations. If the non-DMA mode is chosen, the DACK signal should be pulled up to Vcc. It is important to note that during the Result phase all bytes shown in the Command Table must be read. The Read Data Command for example, has several bytes of data in the Result phase. All seven

bytes must be read in order to successfully complete the Read Data command. The WD37C65A/B will not accept a new command until all seven bytes have been read. Other commands may require fewer bytes to be read during the Result phase. The WD37C65A/B contains five Status Registers. The Main Status Register mentioned may be read by the processor at any time. The other four Status Registers (ST0, ST1, ST2, and ST3) are available only during the Result phase and may be read only after completing a command. The particular command that has been executed determines how many of the Status Registers will be read.

The bytes of data which are sent to the WD37C65A/B to form the Command phase, and are read out of the WD37C65A/B in the Result phase, must occur in the order shown in the Command Table. The command code must be sent first and the other bytes sent in the prescribed sequence. No resequencing of the Command or Result phases is allowed. After the last byte of data in the Command phase is sent to the WD37C65A/B, the Execution phase automatically starts. In a similar fashion, when the last byte of data is read out in the Result phase, the command is automatically ended and the WD37C65A/B is ready for a new command.

CONTROL REGISTER

The Control Register provides support logic that latches the two LSBs of the data bus upon receiving LDCR and WR. CS should not be active when this happens. These bits are used to select the desired data rate, which in turn controls the internal clock generation. Clock switchover is internally "deglitched," allowing continuous operation after changing data rates. If the Control Register is not used, the data rate is governed by the supplied clock or crystal. The frequency must be 64x the desired MFM data rate, up to a maximum frequency of 16 MHz. This implies a maximum data rate of 250 kbps, unless the Control Register is used. Switching this clock must be "glitchless" or the device will need to be reset. Table 1 presents the Control Register.

TABLE 1. CONTROL REGISTER

CRI	CR0	DRV	DATA RATE	COMMENTS	RPM (IN PC/AT mode)
0	0	X	500 K	MFM	1
0	0	X	250 K	F1M	1
0	1	0	250 K	MFM	0
0	1	1	300 K	MFM	0
1	0	X	250 K	MFM, RST Default	1
1	0	X	125 K	FM, RST Default	1
1	1	X	125 K	FM	0

MASTER STATUS REGISTER

The Master Status Register is an eight-bit register that contains the status information of the FDC, and may be accessed at any time. Only the Master Status Register may be read and used to facilitate the transfer of data between the processor and WD37C65A/B. The DIO and ROM bits in the Master Status Register indicate when data is ready and in which direction data will be transferred on the data bus. The maximum time between the

The bits in the Master Status Register are listed in Table 2.

TABLE 2. MASTER STATUS REGISTER BITS

BIT			DESCRIPTION
NO.	NAME	SYMBOL	
DB0	FDD 0 BUSY	D0B	FDD number is 0 in the Seek Mode. If any of the bits is set, FDC will not accept READ or WRITE commands.
DB1	FDD 1 BUSY	D1B	FDD number 1 is in the Seek Mode. If any of the bits is set, FDC will not accept READ or WRITE commands.
DB2	FDD 2 BUSY	D2B	FDD number 2 is in the Seek Mode. If any of the bits is set, FDC will not accept READ or WRITE commands.
DB3	FDD 3 BUSY	D3B	FDD number 3 is in the Seek Mode. If any of the bits is set, FDC will not accept READ or WRITE commands.
DB4	FDD BUSY	CB	A READ or WRITE command is in progress. FDC will not accept any other command.
DB5	EXECUTION MODE	EXM	This bit is set only during Execution phase in non-DMA mode. When DB5 goes low Execution phase has ended and Results Phase has started. It operates only during non-DMA mode of operation.
DB6	DATA INPUT	DIO	Indicates direction of data transfer between FDC and Data Register. If DIO=1, then transfer is from Data Register to the processor. If DIO=0, then transfer is from the processor to Data Register.
DB7	REQUEST FOR MASTER	RQM	Indicates Data Register is ready to send or receive data to or from the processor. Both bits DIO and RQM should be used to perform the handshaking functions of "ready" and "direction" to the processor.

The bits in Status Register 0 are listed in Table 3.

TABLE 3. STATUS REGISTER 0 BITS

BIT			DESCRIPTION
NO.	NAME	SYMBOL	
D7	INTERRUPT CODE	IC	D7-0 and D6-0: Normal termination of command was completed and properly executed. D7-0 and D6-1: Abnormal termination of command, (AT). Execution of command was started but was not successfully completed. D7-1 and D6-0: Invalid command issue. (IC). Command which was issued was never started. When the FDC completes the SEEK command, this flag is set to 1 (high).
D6	SEEK END	SE	If the Track 0 signal fails to occur after 255 step pulses (Recalibrate Command), then this flag is set.
D5	EQUIPMENT CHECK	EC	Since drive Ready is always presumed true, this will always be a logic 0.
D4	NOT READY	NR	This flag is used to indicate the state of the head at interrupt. This flag is used to indicate a Drive Unit Number at interrupt.
D3	HEAD SELECT	HS	This flag is used to indicate a Drive Unit Number at interrupt.
D2	UNIT SELECT 1	US1	This flag is used to indicate a Drive Unit Number at interrupt.
D1	UNIT SELECT 0	US0	
D0	UNIT SELECT 0	US0	

The bits in Status Register 1 are listed in Table 4.

TABLE 4. STATUS REGISTER 1 BITS

BIT			DESCRIPTION
NO.	NAME	SYMBOL	
D7	END OF CYLINDER	EN	When the FDC tries to access a sector beyond the final sector of a cylinder, this flag is set.
D6	DATA ERROR	DE	Not used. This bit is always 0 (low).
D5	OVERRUN	OR	When the FDC detects a *CRC error in either the ID field or the data field, this flag is set.
D4	NO DATA	ND	If the FDC is not serviced by the host system during data transfers within a certain time interval, this flag is set.
D3			Not used. This bit is always 0 (low).
D2			During execution of READ DATA, WRITE DELETED DATA, or SCAN command, if the FDC cannot find the sector specified in the *IDR Register, this flag is set. During execution of the READ ID command, if the FDC cannot read the ID field without an error, then this flag is set.
D1	NOT WRITEABLE	NW	During execution of the READ A TRACK command, if the starting sector cannot be found, then this flag is set.
D0	MISSING ADDRESS MARK	MA	During execution of WRITE DATA, WRITE DELETED DATA or FORMAT A TRACK commands, if the FDC detects a WIP signal from the FDO, then this flag is set.
			If the FDC cannot detect the ID Address Mark after encountering the index hole twice, then this flag is set.
			If the FDC cannot detect the Data Address Mark or Deleted Data Address Mark, this flag is set. At the same time the MD (Missing Address Mark in data field) of Status Register 2 is set.

The bits in Status Register 2 are listed in Table 5.

TABLE 5. STATUS REGISTER 2 BITS

BIT			DESCRIPTION
NO.	NAME	SYMBOL	
D7	CONTROL MARK	CM	Not Used. This bit is always 0 (low).
D6	DATA ERROR	DD	During execution of the READ DATA or SCAN Command, if the FDC encounters a sector which contains a Deleted Data Address Mark, this flag is set.
D5	WRONG CYLINDER	WC	If the FDC detects a CRC error in the data field, then this flag is set.
D4	SCAN EQUAL	SH	This bit is related to the ND bit, and when the contents of IDR, this flag is set.
D3	SCAN NOT	SN	***C on the medium is different from that stored in the During execution of the SCAN command, if the condition of "equal" is satisfied, this flag is set.
D2	BAD CYLINDER	BC	During execution of the SCAN command, if the condition of "equal" is satisfied, this flag is set.
D1	MISSING ADDRESS MARK IN DATA FIELD	MD	This bit is related to the ND bit, and when the contents of C on the medium is different from that stored in the IDR and the contents of C is FF, then this flag is set.
D0			When data is read from the medium, if the FDC cannot find a Data Address Mark or Deleted Data Address Mark, then this flag is set.

The bits in Status Register 3 are listed in Table 6.

TABLE 6. STATUS REGISTER 3 BITS

NO.	BIT NAME	SYMBOL	DESCRIPTION
D7	WRITE PROTECTED	WP	Not used. Will always be logic 0.
D6	READY	RY	This bit is used to indicate the status of the WRITE PROTECTED signal from the FDD.
D5	TRACK 0	T0	This bit will always be a logic 1.
D4	WRITE PROTECTED	WP	Drive is presumed to be ready.
D3	HEAD SELECT	HS	This bit is used to indicate the status of the Track 0 signal from the FDD.
D2	UNIT SELECT 1	US1	This bit is used to indicate the status of the Unit Select 1 signal to the FDD.
D1	UNIT SELECT 2	US0	This bit is used to indicate the status of the Unit Select 0 signal to the FDD.

* CRC - Cyclic Redundancy Check
 ** IDR - Internal Data Register
 *** C - Cylinder
 † - Different from NEC765

DATA REGISTER

The eight-bit Data Register stores data, commands, parameters, and FDD status information. Data bytes are read out of, or written into, the Data Register in order to program or obtain the results after a particular command.

The relationship between the Master Status Register and the Data Register and the signals RD, WR, and AO are shown in Table 7.

TABLE 7. MASTER STATUS AND DATA REGISTERS RELATIONSHIP

AO	RD	WR	FUNCTION
0	0	1	Read Main Status Register
0	1	0	Illegal
0	0	0	Illegal
1	0	0	Illegal
1	1	0	Read from Data Register
1	0	1	Write into Data Register

OPERATIONS REGISTER

The Operations Register provides control logic that latches the data bus upon receiving LDOH and WFA. CS should not be active when this happens. The Operations Register replaces the typical latched port found in floppy

subsystems used to control disk drive spindle motors and the desired disk drive. Table 8 represents the Operations Register.

TABLE 8. OPERATIONS REGISTER

OR0	DSEL	: Drive Select. If low and MOEN1 - 1, then DS1 is active. If high and MOEN2 - 1, then DS2 is active, but only in the PC AT mode.
OR1	(X)	: In WD37C65A/B this must be a logic 0 for DS1 and DS2 to become active.
OR2	SRST	: No defined function in WD37C65.
OR3	DMAEN	: Soft reset, active low.
OR4	MOEN1	: DMA enable, active in Special and PC AT modes. Qualifies DMA and IRQ outputs and DACR input.
OR5	MOEN2	: Motor On enable, inverted output MOT is active only in PC AT mode.
OR6	(X)	: Motor On enable, inverted output MOT is active only in PC AT mode.
OR7	(MSEL)	: Has no defined function. A spare.
		: Mode Select. During a soft reset condition, may be used to select between Special mode (1) and PC AT mode (0).

BASE, SPECIAL, AND PC AT MODES

Base, Special, and PC AT modes allow subtle differences which the user may find desirable. The Control Register may be used in any mode without altering functionality.

Base Mode

After a hardware reset, RST active, the WD37C65A/B will be held in soft reset, SRST active, with the normally driven signals, DMA request and IRQ request outputs tristated. Base mode may be initiated at this time by a chip access by the host. Although this may be any read or write, it is strongly recommended that the Base mode user's first chip access be a read of the Master Status Register. Once Base mode is entered, the soft reset is released, and IRQ and DMA are driven. Base mode prohibits the use of the Operations Register, hence there can be no qualifying by DMAEN and no soft resets. The Drive Select outputs, DS1 to DS4, offer a 1 of 4 decoding of the Unit Select bits resident in the command structure. Pin RWIC represents Reduce Write Current and is indicative of when write precompensation is necessary.

Special Mode

Special mode allows use of the Operations Register for the DMAEN signal as a qualifier and to do a software driven device reset, SRST. To enter Special mode, the Operations Register is loaded with (1 X 0 0 X 0 X), setting mode Select to a logic 1 disabling MOEN1 and MOEN2 and causing SRST to be active. Then a read of the Control Register address, LDOH and RD, will set the device into Special mode. The DS1 through DS4 is again offered in this mode, as is RWIC.

PC AT Mode

For PC AT compatibility, users will write to the Operations Register, LDOH and WR, this action, performed after a hardware reset, or in the Base mode, initiates PC AT mode. PC AT mode can also be entered from Special mode by loading the Operations Register with (0 X 0 0 X 0 X), setting Mode Select to a logic 0, disabling MOEN1 and MOEN2, and causing SRST to be active. Then a read of the Control Register address sets the device into PC AT mode. The DS outputs are now replaced with the DSEL and MOEN signals buffered from

the Operations Register. DMAEN and SRST are supported and compatible with the current BIOS. RWIC pin function is now RPI so that users with two-speed drives may reduce spindle speed from a nominal 360 revolutions per minute to 300 revolutions per minute when active low, or used to reduce write current when a slower data rate is selected for a given drive. Figure 3 illustrates the relationship among the three modes.




FIGURE 3. FLOW DIAGRAM DEPICTING RELATIONSHIP OF BASE, SPECIAL, AND PC AT MODES.

POLLING ROUTINE

After any reset the WD37C65A/B, (a hard RST or soft S_{RST}), will automatically go into a Polling routine. In between commands (and between step pulses in the SEEK Command), the WD37C65A/B polls all four FDDs looking for a change in the Ready line from any of the drives. Since the drive is always presumed Ready, an interrupt will only be generated following a reset. This occurs because a reset forces Not Ready status, which then promptly becomes Ready. Note that in Special or

PC AT modes, if DMAEN is not valid prior to this after reset goes inactive, then IRQ may be already set and pending when finally enabled onto the bus. The polling of the Ready line by the WD37C65A/B occurs continuously between commands. Each drive is polled every 1024ms, except during the READ/WRITE commands. For multiplies, the polling rate is 2,048ms. The drive polling sequence is 1-2-4-3. Please note that in the PC AT mode, the user will not see the polling at the Drive Select signals. Figure 4 illustrates the Drive Select Polling Timing.




FIGURE 4. DRIVE SELECT POLLING TIMING

DEVICE RESETS

The WD37C65A/B supports both hardware reset (RST) pin (79) and a software reset (S_{RST}) through use of the Operations Register. The RST pin will cause a device reset for the active duration. RST causes a default to Base mode, and default selects 250K MFM (or 125K FM, code dependent) as the data rate (16 MHz input clock). S_{RST} will reset the microcontroller as did the RST, but will not affect the current data rate selection or the mode. RST, when active, will disable the high current driver outputs to the C-5 drive. RST and S_{RST} will not affect the values set for the internal timers - HUT, HTL, and SRT.

If the XTAL oscillators are used, instead of the TTL driven clock inputs, the hardware RST active time requirement will be extended. The oscillator circuit is designed so that RST will bootstrap the circuit into guaranteed oscillation in a fixed amount of time. The extended reset time allows

the growth of the oscillation to produce stable internal clock timing.

DATA SEPARATOR

The Data Separator is a WD92C32 Digital Phase Lock Loop Floppy Disk Data Separator (DPLL). It was designed to address high performance error rates on floppy disk drives, and to provide superior performance in terms of available bit jitter tolerance. It contains the necessary logic to achieve classical 2nd order, type 2, phase locked loop performance. Figure 1 illustrates the WD92C32 used as the Data Separator in the WD37C65A/B system. Figure 5 illustrates the WD92C32 simplified block diagram. The bit jitter tolerance for the data separator is 60%, which guarantees an error rate of < 10E-9.




FIGURE 5. WD92C32 SIMPLIFIED BLOCK DIAGRAM

WRITE PRECOMPENSATION

The WD37C65A/B maintains the standard first level algorithm to determine when write precompensation should be applied. The EARLY and LATE signals are used internally to select the appropriate delay in the write data pulse stream. The encoded WRITE DATA signal is synchronized to the 16 MHz clock if this is the frequency on CLK1 pin (23), and clocked through a shift register. Signals EARLY, NOM, and LATE determine the amount of delay through the shift register before a multiplexer gates the chosen bit to the output. The output data pulse width has a 25% duty cycle, i.e., one fourth of the bit cell period, and equal to one half the WCLK period.

When PCVAL pin (24) = 1, all data will be precompensated by ± 125 ns, regardless of track number and data rate. However, this is only for MFM encoding. There is no write precompensation for FM. If PCVAL = 0, and if a track inside number 28 is accessed, then ± 187 ns precompensation will be generated. For frequencies other than 16 MHz on the CLK1 pin, the precompensation values will be two and three clock cycles respectively.

When the non-standard data rate using CLK2 is chosen, the MFM precompensation will always be two clock

cycles. For 9.6 MHz, this is ± 208 ns. In this case, the PCVAL function is disabled.

CLOCK GENERATION


This logical block provides all the clocks needed by the WD37C65A/B. They are: Sampling Clock (SCLK), Write Clock (WCLK), and the Master Clock (MCLK). SCLK drives the WD92C32 Data Separator used during data recovery. This clock's frequency is always 32 times the selected data rate.

WCLK is used by the encoder logic to place MFM or FM on the serial WD-stream to the disk. WCLK always has a frequency two times the selected data rate.

MCLK is used by the microsequencer. MCLK and HCLK clock all latches in a two-phase scheme. One microinstruction cycle is four MCLK cycles. MCLK has a frequency equal to eight times the selected MFM data rate or 16 times the FM data rate. Table 9 presents the Clock Data Rate. Figure 6 illustrates the XTAL oscillator circuit for the 44 pin PLCC configuration.

TABLE 9. CLOCK DATA RATE

DATA RATE	CODE	SCLK	MCLK	WCLK
500 kb/s	MFM	16.0 MHz	4.0 MHz	1.0 MHz
250 kb/s	FM	8.0 MHz	4.0 MHz	500 KHz
250 kb/s	MFM	8.0 MHz	2.0 MHz	500 KHz
125 kb/s	FM	4.0 MHz	4.0 MHz	250 KHz
300 kb/s	MFM	9.6 MHz	2.4 MHz	600 KHz



COMMAND PARAMETERS

TABLE 10. WD37C65/A/B COMMANDS

READ DATA
READ DELETED DATA
WRITE DATA
WRITE DELETED DATA
READ A TRACK
READ ID
FORMAT A TRACK

SCAN EQUAL

SCAN LOW OR EQUAL
SCAN HIGH OR EQUAL
RECALIBRATE

SENSE INTERRUPT STATUS
SPECIFY
SENSE DRIVE STATUS

Tables 11 through 25 are presented to show the required parameters and results for each command. Most com-

Tables 1 through 25 are presented to show the required parameters and results for each command. Most commands require nine command bytes and return seven bytes during the result phase. The "v" to the left of each byte indicates a command phase byte to be written. An "R" indicates a result byte.

1. *Indicaciones a los estudiantes*

EXECUTION		W	DL	
RESULTS	R	ST0	→	Data transfer between FDD and main system.
	R	ST1	→	
	R	ST2	→	
	R	C	→	
	R	H	→	
	R	R	→	
	R	N	→	

SERIES RESONANT
XT 9

SERIES RESONANT	
XT 2	
96 MHz \pm 100 ppm	
R series - 30 ohm max	
C shunt - 10 pF max	
C1 - 68 pF 5% mica	
C2 - 56 pF 5% mica	
SERIES RESONANT	
XT 1	
160 MHz \pm 100 ppm	
R series - 30 ohm max	
C shunt - 10 pF max	
C3 - 47 pF 5% mica	
C4 - 15 pF 5% mica	

SENSE DRIVE STATUS

[illegible]