


APPLICATION

NOTE



NA-006A


AUGUST 1981

Videotex display unit
using EF9340 and EF9341

A. GIADIN

LABORATOIRE D'APPLICATION

THOMSON-EFCIS integrated circuit



PAGE 0.09 APPLI .SA:0

00452A 4235 36 40 A LDAA #500 SET M REGISTER IN "READ PAGE MEMORY
00453A 4235 36 41E6 JSR WITHOUT CURSOR INCREMENTATION" MODE.
00454A 4235 36 4194 JSR RUSTY
00455A 4235 36 0011 LDAA TRB ADDRESS TO TRB IN ORDER TO LOAD THE
00456A 4235 36 4194 JSR BUSY TRANSFER REGISTER.
00457A 4235 36 0000 LDAA TRA READ CHARACTER CODE FROM PAGE MEMORY
00458A 4235 36 41E6 LDAB TRB AT LOCATION (0,31).
00459A 4235 36 4044 STAA SAV SAVE INTO SAV AND SAY+1.
0045AA 4235 36 4045 STAB SAV+1
0045BA 4235 36 4046 LDAA #540 SET M REGISTER IN "WRITE INTO P.M.
0045CA 4235 36 41E6 LOAD WITHOUT INCREMENTATION" MODE.
0045DA 4235 33 PULB RESTORE INITIAL PARAMETER FROM STACK.
0045EA 4235 32 JSR WRITE CHAR. CODE GIVEN AS PARAMETER
0045FA 4235 37 EC00 STAA TRA INTO P.M. LOCATION (0,31)
00460A 4235 37 ECO1 STAS TRB #580 SET M REGISTER IN "WRITE SLICE'S" MODE
00461A 4235 35 80 LDAA JSR LOADN
00462A 4235 36 41E6 #10 INIT. LOOP COUNTER FOR 10 WRITE.
00463A 4235 36 0A LDAB
00464A 4235 36 4194 WRGENO JSR BUSY
00465A 4235 36 00 A LDAA 0,X WRITE A SLICE.
00466A 4235 37 EC00 STAA TRA
00467A 4235 37 ECO1 STAA TRB
00468A 4235 37 EC01 IXN DECREMENT LOOP COUNTER.
00469A 4235 36 F1 4290 HNE WRONG IF NOT 0, LOOP AGAIN.
00470A 4235 36 40 A LDAA #5C0 SET M REGISTER IN "WRITE INTO P.M.
00471A 4235 36 41E6 JSR LOADM WITHOUT CURSOR INCREMENTATION" MODE.
00472A 4235 36 4044 LDAA SAV
00473A 4235 36 4045 LDAB SAY+1
00474A 4235 36 4046 JSR BUSY
00475A 4235 37 EC00 STAA TRA RESTORE CHARACTER CODE INTO PAGE
00476A 4235 37 ECO1 A STAS TRB MEMORY LOCATION (0,31).
00477A 4235 33 PULB RESTORE A AND B FROM STACK.
00478A 4235 32 RIS
00479A 4235 39

* TEMPO : WAIT SUBROUTINE.
REGISTER X IS DESTROYED.

00464A 4235 36 05 A TBLD PSIA #5
00465A 4237 36 05 A JSR LDAA
00466A 4239 CE FFFF A TEMP1 LDX #FFFF
00467A 423C 09 TEMP2 DEX
00468A 423D 26 FD 42BC BNK TEMP2
00469A 423F 4A DECA
00470A 42C0 26 F7 42B9 DEB TEMP1
00471A 42C2 32 PULA
00472A 42C3 39 RTS
00474 4096 A END DEB
TOTAL ERRORS 000000--000000

CONTENTS

1 - HARDWARE DESIGN

- 1.1 - Basic display unit
- 1.2 - Microprocessor interface
- 1.3 - Clock generation
- 1.4 - Internal bus organization

2 - PROGRAMMING THE DISPLAY UNIT


- 2.1 - Transfer registers
- 2.2 - Data transfer
- 2.3 - Command transfer
- 2.4 - Cursor programming
- 2.5 - R register programming
- 2.6 - Y0 register programming
- 2.7 - M register programming

3 - PROGRAMMING EXAMPLE

PAGE: 055 I.PU1 • SAV.0

00355A 4250 50 FC00 A	LDAA TRA READ CHARACTER CODE FROM PAGE MEMORY
00355A 4250 F6 ECO1 A	LDA3 TRB AT LOCATION (0,31).
00355A 4250 B7 4044 A	STAA SAV SAVE INTO SAV AND SAV+1.
00355A 4212 F7 4045 A	STAB SAV+1 SET M REGISTER IN "WRITE INTO P.M."
00355A 4215 86 40 A	LDAA #SAO LOAD #SAO WITHOUT INCREMENTATION MODE.
00355A 4217 8D 41E6 A	JSR FULL PULL
003570A 4214 33	RESTORE INITIAL PARAMETER FROM STACK.
003572A 4213 32	JSR BUSY
003572A 421C 3D 4194 A	STA TRA WRITE CHAR. CODE GIVEN AS PARAMETER
003573A 421F 37 ECO0 A	TRB INTO P.M. LOCATION (0,31).
003574A 4222 F7 ECO1 A	STAB SET M REGISTER IN "READ SLICES" MODE
003575A 4223 F6 40 A	LDAA #SAO
003575A 4227 8D 41E6 A	JSR LOADM #10 INIT. LOOP COUNTER FOR 10 READ
003577A 422A C6 0A A	LDAB JSR BUSY
003577A 422D ED 4194 A	TRB READ TRB IN ORDER TO LOAD THE
003579A 422F 86 ECO1 A *	TRANSFER REGISTER.
003582A 4232 8D 4194 A RDGENO JSR BUSY	READ A SLICE FROM TRA.
003583A 4233 85 ECO0 A LDAA TRA 0,X.	STORE INTO BUFFER.
003584A 4235 A7 00 A STAA LIX READ TRB TO LOAD AGAIN A SLICE.	
003585A 423A 53 DECB DEC8 DECRMENT LOOP COUNTER.	
003587A 423E 5A BNE RDGENO IF NOT 0, LOOP AGAIN.	
003588A 423F 25 Fi 4232 *	
003590A 4241 86 40 A LDAA #\$40 SET M REGISTER IN "WRITE INTO P.M."	WITHOUT CURSOR INCREMENTATION MODE.
003591A 4243 83 41E6 A JSR LOADM	
003592A 4246 86 4044 A LDAA SAV	
003593A 4249 F6 4045 A LDAA SAV+1	
003594A 424C 83 4194 A JSR BUSY	
003595A 424F 37 ECO0 A STA TRA RESTORE CHARACTER CODE INTO PAGE	MEMORY LOCATION (0,31).
003596A 4252 F7 ECO1 A STA TRA	
003597A 4255 39 RTS	
003598A 4259 39 *	
003599A 425A 4241 86 40 A LDAA #\$40 SET M REGISTER IN "WRITE INTO P.M."	WITHOUT CURSOR INCREMENTATION MODE.
003599A 425A 4243 83 41E6 A JSR LOADM	
003599A 4256 86 4044 A LDAA SAV	
003599A 4259 37 ECO0 A LDAA SAV+1	
003599A 425C F6 4194 A JSR BUSY	
003599A 425F 37 ECO1 A STA TRA RESTORE CHARACTER CODE INTO PAGE	MEMORY LOCATION (0,31).
003599A 4260 39 RTS	
003599A 4261 39 *	
003600A 4262 39 *	
003601A 4263 39 *	
003602A 4264 39 *	
003603A 4265 39 *	
003604A 4266 39 *	
003605A 4267 39 *	
003606A 4268 39 *	
003607A 4269 39 *	
003608A 426A 426B 39 *	
003609A 426C 39 *	
00360A 426D 39 *	
00360B 426E 39 *	
00360C 426F 39 *	
00360D 4270 39 *	
00360E 4271 39 *	
00360F 4272 39 *	
003610A 4273 39 *	
003611A 4274 39 *	
003612A 4275 39 *	
003613A 4276 39 *	
003614A 4277 39 *	
003615A 4278 39 *	
003616A 4279 39 *	
003617A 427A 427B 39 *	
003618A 427C 39 *	
003619A 427D 39 *	
00361A 427E 39 *	
00361B 427F 39 *	
00361C 4280 39 *	
00361D 4281 39 *	
00361E 4282 39 *	
00361F 4283 39 *	
003620A 4284 39 *	
003621A 4285 39 *	
003622A 4286 39 *	
003623A 4287 39 *	
003624A 4288 39 *	
003625A 4289 39 *	
003626A 428A 428B 39 *	
003627A 428C 39 *	
003628A 428D 39 *	
003629A 428E 39 *	
00362A 428F 39 *	
00362B 4290 39 *	
00362C 4291 39 *	
00362D 4292 39 *	
00362E 4293 39 *	
00362F 4294 39 *	
003630A 4295 39 *	
003631A 4296 39 *	
003632A 4297 39 *	
003633A 4298 39 *	
003634A 4299 39 *	
003635A 429A 429B 39 *	
003636A 429C 39 *	
003637A 429D 39 *	
003638A 429E 39 *	
003639A 429F 39 *	
003640A 42A0 39 *	
003641A 42A1 39 *	
003642A 42A2 39 *	
003643A 42A3 39 *	
003644A 42A4 39 *	
003645A 42A5 39 *	
003646A 42A6 39 *	
003647A 42A7 39 *	
003648A 42A8 39 *	
003649A 42A9 39 *	
00364A 42A9 39 *	
00364B 42A9 39 *	
00364C 42A9 39 *	
00364D 42A9 39 *	
00364E 42A9 39 *	
00364F 42A9 39 *	
003650A 42A9 39 *	
003651A 42A9 39 *	
003652A 42A9 39 *	
003653A 42A9 39 *	
003654A 42A9 39 *	
003655A 42A9 39 *	
003656A 42A9 39 *	
003657A 42A9 39 *	
003658A 42A9 39 *	
003659A 42A9 39 *	
00365A 42A9 39 *	
00365B 42A9 39 *	
00365C 42A9 39 *	
00365D 42A9 39 *	
00365E 42A9 39 *	
00365F 42A9 39 *	
003660A 42A9 39 *	
003661A 42A9 39 *	
003662A 42A9 39 *	
003663A 42A9 39 *	
003664A 42A9 39 *	
003665A 42A9 39 *	
003666A 42A9 39 *	
003667A 42A9 39 *	
003668A 42A9 39 *	
003669A 42A9 39 *	
00366A 42A9 39 *	
00366B 42A9 39 *	
00366C 42A9 39 *	
00366D 42A9 39 *	
00366E 42A9 39 *	
00366F 42A9 39 *	
003670A 42A9 39 *	
003671A 42A9 39 *	
003672A 42A9 39 *	
003673A 42A9 39 *	
003674A 42A9 39 *	
003675A 42A9 39 *	
003676A 42A9 39 *	
003677A 42A9 39 *	
003678A 42A9 39 *	
003679A 42A9 39 *	
00367A 42A9 39 *	
00367B 42A9 39 *	
00367C 42A9 39 *	
00367D 42A9 39 *	
00367E 42A9 39 *	
00367F 42A9 39 *	
003680A 42A9 39 *	
003681A 42A9 39 *	
003682A 42A9 39 *	
003683A 42A9 39 *	
003684A 42A9 39 *	
003685A 42A9 39 *	
003686A 42A9 39 *	
003687A 42A9 39 *	
003688A 42A9 39 *	
003689A 42A9 39 *	
00368A 42A9 39 *	
00368B 42A9 39 *	
00368C 42A9 39 *	
00368D 42A9 39 *	
00368E 42A9 39 *	
00368F 42A9 39 *	
003690A 42A9 39 *	
003691A 42A9 39 *	
003692A 42A9 39 *	
003693A 42A9 39 *	
003694A 42A9 39 *	
003695A 42A9 39 *	
003696A 42A9 39 *	
003697A 42A9 39 *	
003698A 42A9 39 *	
003699A 42A9 39 *	
00369A 42A9 39 *	
00369B 42A9 39 *	
00369C 42A9 39 *	
00369D 42A9 39 *	
00369E 42A9 39 *	
00369F 42A9 39 *	
0036A0A 42A9 39 *	
0036A1A 42A9 39 *	
0036A2A 42A9 39 *	
0036A3A 42A9 39 *	
0036A4A 42A9 39 *	
0036A5A 42A9 39 *	
0036A6A 42A9 39 *	
0036A7A 42A9 39 *	
0036A8A 42A9 39 *	
0036A9A 42A9 39 *	
0036AA 42A9 39 *	
0036AB 42A9 39 *	
0036AC 42A9 39 *	
0036AD 42A9 39 *	
0036AE 42A9 39 *	
0036AF 42A9 39 *	
0036B0A 42A9 39 *	
0036B1A 42A9 39 *	
0036B2A 42A9 39 *	
0036B3A 42A9 39 *	
0036B4A 42A9 39 *	
0036B5A 42A9 39 *	
0036B6A 42A9 39 *	
0036B7A 42A9 39 *	
0036B8A 42A9 39 *	
0036B9A 42A9 39 *	
0036BA 42A9 39 *	
0036BAA 42A9 39 *	
0036BBA 42A9 39 *	
0036C0A 42A9 39 *	
0036C1A 42A9 39 *	
0036C2A 42A9 39 *	
0036C3A 42A9 39 *	
0036C4A 42A9 39 *	
0036C5A 42A9 39 *	
0036C6A 42A9 39 *	
0036C7A 42A9 39 *	
0036C8A 42A9 39 *	
0036C9A 42A9 39 *	
0036CA 42A9 39 *	
0036CB 42A9 39 *	
0036CD 42A9 39 *	
0036CE 42A9 39 *	
0036CF 42A9 39 *	
0036D0A 42A9 39 *	
0036D1A 42A9 39 *	
0036D2A 42A9 39 *	
0036D3A 42A9 39 *	
0036D4A 42A9 39 *	
0036D5A 42A9 39 *	
0036D6A 42A9 39 *	
0036D7A 42A9 39 *	
0036D8A 42A9 39 *	
0036D9A 42A9 39 *	
0036DA 42A9 39 *	
0036DB 42A9 39 *	
0036DC 42A9 39 *	
0036DD 42A9 39 *	
0036DE 42A9 39 *	
0036DF 42A9 39 *	
0036E0A 42A9 39 *	
0036E1A 42A9 39 *	
0036E2A 42A9 39 *	
0036E3A 42A9 39 *	
0036E4A 42A9 39 *	
0036E5A 42A9 39 *	
0036E6A 42A9 39 *	
0036E7A 42A9 39 *	
0036E8A 42A9 39 *	
0036E9A 42A9 39 *	
0036EA 42A9 39 *	
0036EB 42A9 39 *	
0036EC 42A9 39 *	
0036ED 42A9 39 *	
0036EE 42A9 39 *	
0036EF 42A9 39 *	
0036F0A 42A9 39 *	
0036F1A 42A9 39 *	
0036F2A 42A9 39 *	
0036F3A 42A9 39 *	
0036F4A 42A9 39 *	
0036F5A 42A9 39 *	
0036F6A 42A9 39 *	
0036F7A 42A9 39 *	
0036F8A 42A9 39 *	
0036F9A 42A9 39 *	
0036FA 42A9 39 *	
0036FB 42A9 39 *	
0036FC 42A9 39 *	
0036FD 42A9 39 *	
0036FE 42A9 39 *	
0036FF 42A9 39 *	
0036A0A 42A9 39 *	
0036A1A 42A9 39 *	
0036A2A 42A9 39 *	
0036A3A 42A9 39 *	
0036A4A 42A9 39 *	
0036A5A 42A9 39 *	
0036A6A 42A9 39 *	
0036A7A 42A9 39 *	
0036A8A 42A9 39 *	
0036A9A 42A9 39 *	
0036AA 42A9 39 *	
0036AB 42A9 39 *	
0036AC 42A9 39 *	
0036AD 42A9 39 *	
0036AE 42A9 39 *	
0036AF 42A9 39 *	
0036B0A 42A9 39 *	
0036B1A 42A9 39 *	
0036B2A 42A9 39 *	
0036B3A 42A9 39 *	
0036B4A 42A9 39 *	
0036B5A 42A9 39 *	
0036B6A 42A9 39 *	
0036B7A 42A9 39 *	
0036B8A 42A9 39 *	
0036B9A 42A9 39 *	
0036BA 42A9 39 *	
0036BB 42A9 39 *	
0036BC 42A9 39 *	
0036BD 42A9 39 *	
0036BE 42A9 39 *	
0036BF 42A9 39 *	
0036C0A 42A9 39 *	
0036C1A 42A9 39 *	
0036C2A 42A9 39 *	
0036C3A 42A9 39 *	
0036C4A 42A9 39 *	
0036C5A 42A9 39 *	
0036C6A 42A9 39 *	
0036C7A 42A9 39 *	
0036C8A 42A9 39 *	
0036C9A 42A9 39 *	
0036CA 42A9 39 *	
0036CB 42A9 39 *	
0036CD 42A9 39 *	
0036CE 42A9 39 *	
0036CF 42A9 39 *	
0036D0A 42A9 39 *	
0036D1A 42A9 39 *	
0036D2A 42A9 39 *	
0036D3A 42A9 39 *	
0036D4A 42A9 39 *	
0036D5A 42A9 39 *	
0036D6A 42A9 39 *	
0036D7A 42A9 39 *	
0036D8A 42A9 39 *	
0036D9A 42A9 39 *	
0036DA 42A9 39 *	
0036DB 42A9 39 *	
0036DC 42A9 39 *	
0036DD 42A9 39 *	
0036DE 42A9 39 *	
0036DF 42A9 39 *	
0036E0A 42A9 39 *	
0036E1A 42A9 39 *	
0036E2A 42A9 39 *	
0036E3A 42A9 39 *	
0036E4A 42A9 39 *	
0036E5A 42A9 39 *	
0036E6A 42A9 39 *	
0036E7A 42A9 39 *	
0036E8A 42A9 39 *	
0036E9A 42A9 39 *	
0036EA 42A9 39 *	
0036EB 42A9 39 *	
0036EC 42A9 39 *	
0036ED 42A9 39 *	
0036EE 42A9 39 *	
0036EF 42A9 39 *	
0036F0A 42A9 39 *	
0036F1A 42A9 39 *	
0036F2A 42A9 39 *	
0036F3A 42A9 39 *	
0036F4A 42A9 39 *	
0036F5A 42A9 39 *	
0036F6A 42A9 39 *	
0036F7A 42A9 39 *	
0036F8A 42A9 39 *	
0036F9A 42A9 39 *	
0036FA 42A9 39 *	
0036FB 42A9	

FIGURE 1 - DISPLAY BOARD BLOCK DIAGRAM



```

02253 *
02254 *****
02255 * LOADX: LOADS THE CURSOR X COUNTER WITH THE A
02256 * ACCUMULATOR CONTENTS.
02257 * REGISTER DESTROYED : A.
02258 *****
02259 00225A 41AA BD 4194 A LOADX JSR BUSY
02260 00225A 41AD B7 ECO2 A STA CRA WRITE A CONTENTS INTO CRA
02261 00225A 41B0 86 40 A LDA #LDX LOAD "LOAD X" COMMAND INTO CRA
02262 00225A 41B2 87 ECO3 A STA CRB
02263 00225A 41B5 39 RTS
02264 *
02265 *****
02266 00221 LOADY: LOADS THE CURSOR Y COUNTER WITH THE A.
02267 * ACCUMULATOR CONTENTS.
02268 * REGISTER DESTROYED : A.
02269 *****
02270 00225A 41B6 BD 4194 A LOADY JSR BUSY
02271 00225A 41B9 B7 ECO2 A STA CRA WRITE A CONTENTS INTO CRA
02272 00225A 41B8 85 20 A LDA #LDY LOAD "LOAD Y" COMMAND INTO CRB
02273 00227A 415E B7 ECO3 A STA CRB
02274 00227A 41C1 39 RTS
02275 *
02276 *****
02277 * LOADXY : SETS THE CURSOR POSITION (X,Y).
02278 * ENTRY PARAMETERS:
02279 * ACC.A=X VALUE.
02280 * ACC.B=Y VALUE.
02281 * "REGISTER A IS DESTROYED."
02282 *****
02283 00223 LOADX JSR LOADX LOAD X COUNTER.
02284 00223A 41C2 BD 41AA A LOADX JSR LOADX LOAD Y COUNTER.
02285 00223A 41C5 17 A STA RTS
02286 00223A 41C6 BD 41B6 A STA RTS
02287 00223A 41C9 39 RTS
02288 *
02289 *****
02290 * LOADY: THIS SUBROUTINE LOAD THE Y0 REGISTER
02291 * LOADY: WITH THE A ACCUMULATOR CONTENTS.
02292 * REGISTER DESTROYED : NONE.
02293 *****
02294 LOADYO PSHA
02295 00229A 41CA 36 JS3 BUSY
02296 00229A 41CB BD 4194 A STA CRA LOAD CRA TRANSFER REGISTER
02297 00229A 41CE B7 ECO2 A LDA #LDYO LOAD "LOADYO" COMMAND INTO
02298 00229A 41D1 86 CO A STA CRB CRB TRANSFER REGISTER.
02299 00229A 41D3 37 ECO3 A PULA RTS
02300 00229A 41D6 32 RTS
02301 00229A 41D7 39 RTS

```

1.4 – Internal bus organization

The display unit is organized around 2 internal buses controlled by VIN:

- a 16 bit data bus: A (0:7), B (0:7).
- a 10 bit address bus : AD (0:9).

Transfers on the internal data bus are controlled by four signals provided by VIN:

- R/\bar{W} : internal Read/Write signal (A write is active "low").
- SG : character generator select signal.
- \bar{SM} : page memory select signal.
- ST : GEN transfer register select signal.

Arrangements of these four control signals allow all the data transfer modes between the GEN registers, the page memory, the character generators and VIN. Figure 2 summarizes all the data transfer modes.

CONTROL			ADDRESS BUS AD (0:9)	DATA BUS A(0:7), B(0:7)
R/WI	SM	SG	ST	
Read	Active			WINDOW ADDRESS (X', Y') or CURSOR (X, Y) MP \rightarrow VIN, MP \rightarrow CC
Read		Active		SLICE ADDRESS (INT) GC or CC \rightarrow VIN
Write			Active	CURSOR (X, Y) T \rightarrow VIN
Read	Active		Active	MP \rightarrow T
Write	Active		Active	T \rightarrow MP
Read		Active	Active	GC \rightarrow T
Write		Active	Active	SLICE ADDRESS (INT) T \rightarrow GC GC : Character Generator CC : Character Code Register

MP : Page Memory T : Mail Box GC : Character Generator

FIGURE 2 – DATA TRANSFER MODES

Data transfers on the internal data bus may be :

- reading from the page memory during display cycles ($R/\bar{W} = 1, \bar{SM} = 0$)
- reading from the page memory to GEN transfer registers ($R/\bar{W} = 1, \bar{SM} = \bar{ST} = 0$)
- reading from a character generator to GEN transfer registers ($R/\bar{W} = 1, \bar{SG} = \bar{ST} = 0$)
- reading from a character generator to VIN during display cycles ($R/\bar{W} = 1, \bar{SG} = 0$)
- writing commands from GEN transfer registers into VIN ($R/\bar{W} = \bar{SM} = \bar{ST} = 0$)
- writing data from GEN transfer registers into the page memory ($R/\bar{W} = \bar{SM} = \bar{ST} = 0$)
- writing "slices" from GEN transfer registers into an extended character generator ($R/\bar{W} = \bar{SG} = \bar{ST} = 0$).

1.5 – Page memory

A page displayed by VIN is made of 25 rows by 40 characters. Each character is defined by a 16 bit character code. Therefore, the page memory consists of two $1\text{K} \times 8$ RAM devices. Each MK-4113 RAM device stores $1\text{K} \times 8$ bits of data. Each chip has 10 address inputs and eight common data input/output pins, as well as active low chip select (\bar{CS}) and write (\bar{WE}) inputs.

The data input/output pins (I/O1-I/O8) of the two RAM devices are directly connected to the 16 bit internal data bus A (0:7), B (0:7). During page memory write cycles, the internal write control signal (R/\bar{W}) is applied to the RAM write enable (\bar{WE}) inputs, permitting the page memory to store 16 bits of data into the location addressed by AD (0:9). During page memory read cycles, a high level on R/\bar{W} causes the RAM's to output data from the addressed location.

The RAM device chip select (\bar{CS}) inputs are directly connected to the \bar{SM} signal provided by VIN. \bar{SM} is active low ("0") when VIN controls access to the page memory.

NOTA : RAM device should have a maximum access time of 300 ns for correct operation (see EF9340 and EF9341 specifications). ??

6 - Extended character generators

one of the most interesting features of the display unit built around VIN and GEN is to allow the user to define one or two more SG character sets. Adding these user character sets may be done with either ADL or ROM devices. Using RAM devices allows to define dynamically different character sets (symmetrically, radially).

A character is displayed within a 10×8 dot-matrix, it is defined by ten eight-bit slices in a character generator. Therefore, each character set is defined by 960 eight-bit slices.

The application board has been designed with two $1\text{K} \times 8$ static RAM (MK-4118) as extended character generators. The data input/output pins I/O1-I/O8 of the RAM devices are connected to the A[0:7] internal data bus lines, and access to each device is controlled by the internal read/write signal (R/W#) and separate chip select lines.

addressing the extended character generators

8-bit slice address is given by :

- an eight-bit character code
- a four-bit slice number
- during the first cycle, the character code is present on the B[0:8] and A7 internal data bus lines.
- during the second cycle, VIN brings out the slice number on the AD[0:3] internal address bus lines, and AD4 = 1 when an extended character generator is addressed.

Access to a character generator is performed by VIN in two cycles :
From Fig. 4-10

During the first cycle, the character code is present on the B[0:8] and A7 internal data bus lines. During the second cycle, VIN brings out the slice number on the AD[0:3] internal address bus lines, and AD4 = 1 when an extended character generator is addressed.

The character code is latched during the first cycle into a 74LS374 and a 74LS74 devices, on the leading edge of VIN. A quad 2 to 1 multiplexer (74LS57) is used to transcode the 11 bit logical address (bit character code and four-bit slice number) into a 10 bit physical address.

Address decoding includes a 74LS138 one-of-four decoder, which is enabled when AD4 is "high" and Y3 "low". The decoder Y2 and Y3 outputs are applied to the RAM device chip select inputs (CS).

AD3 = 0	CCE5	CCE6	CCE4	CCE3	CCE2	CCE1	CCE0	AD2	AD1	AD0
AD3 = 1	0	0	CCE4	CCE3	CCE2	CCE1	CCE0	CCE6	CCE5	AD0

Address transcoding table.

AD3 : Latch output AD3 : Multiplexer select line

NOTA : CCE : Address transcoder
 AD3 : Latch output AD3 : Multiplexer select line
 Address transcoding table.

```

PAGE 005 APPLI *SA:0
***** READIN: THE GEN ALPHANUMERIC CHARACTER GENERATOR
002109 ***** INTO A MEMORY BUFFER STARTING AT $6000.
002109 *****

002114 A 4181 JE 6000 A LDX #$6000
002114 A 4184 4F CLRA
00215A 4185 3F CLRBL
00218A 4186 36 DEBO PSRA
00217A 4187 37 PSHB
00218A 4188 30 41F4 A JSR RDGEN
00219A 4189 33 PULB
00220A 418C 32 PULA
00221A 4189 3C TWC8
00221A 418E C1 80 A CMPA #128
00223A 4190 26 F4 41B6 BNE DEBO
00224A 4192 3F SAI
00225A 4193 3F FCB $3F REBOOT MDOS.

00226 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00226 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00226 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00226 ***** GEN, BUSY MUST BE CALLED.
00226 ***** REGISTER DESTROYED : NONE.
00226 *****

00227 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00227 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00227 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00227 ***** GEN, BUSY MUST BE CALLED.
00227 ***** REGISTER DESTROYED : NONE.
00227 *****

00228 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00228 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00228 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00228 ***** GEN, BUSY MUST BE CALLED.
00228 ***** REGISTER DESTROYED : NONE.
00228 *****

00229 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00229 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00229 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00229 ***** GEN, BUSY MUST BE CALLED.
00229 ***** REGISTER DESTROYED : NONE.
00229 *****

00230 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00230 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00230 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00230 ***** GEN, BUSY MUST BE CALLED.
00230 ***** REGISTER DESTROYED : NONE.
00230 *****

00231 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00231 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00231 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00231 ***** GEN, BUSY MUST BE CALLED.
00231 ***** REGISTER DESTROYED : NONE.
00231 *****

00232 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00232 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00232 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00232 ***** GEN, BUSY MUST BE CALLED.
00232 ***** REGISTER DESTROYED : NONE.
00232 *****

00233 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00233 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00233 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00233 ***** GEN, BUSY MUST BE CALLED.
00233 ***** REGISTER DESTROYED : NONE.
00233 *****

00234 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00234 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00234 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00234 ***** GEN, BUSY MUST BE CALLED.
00234 ***** REGISTER DESTROYED : NONE.
00234 *****

00235 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00235 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00235 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00235 ***** GEN, BUSY MUST BE CALLED.
00235 ***** REGISTER DESTROYED : NONE.
00235 *****

00236 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00236 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00236 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00236 ***** GEN, BUSY MUST BE CALLED.
00236 ***** REGISTER DESTROYED : NONE.
00236 *****

00237 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00237 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00237 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00237 ***** GEN, BUSY MUST BE CALLED.
00237 ***** REGISTER DESTROYED : NONE.
00237 *****

00238 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00238 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00238 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00238 ***** GEN, BUSY MUST BE CALLED.
00238 ***** REGISTER DESTROYED : NONE.
00238 *****

00239 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00239 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00239 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00239 ***** GEN, BUSY MUST BE CALLED.
00239 ***** REGISTER DESTROYED : NONE.
00239 *****

00240 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00240 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00240 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00240 ***** GEN, BUSY MUST BE CALLED.
00240 ***** REGISTER DESTROYED : NONE.
00240 *****

00241 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00241 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00241 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00241 ***** GEN, BUSY MUST BE CALLED.
00241 ***** REGISTER DESTROYED : NONE.
00241 *****

00242 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00242 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00242 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00242 ***** GEN, BUSY MUST BE CALLED.
00242 ***** REGISTER DESTROYED : NONE.
00242 *****

00243 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00243 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00243 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00243 ***** GEN, BUSY MUST BE CALLED.
00243 ***** REGISTER DESTROYED : NONE.
00243 *****

00244 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00244 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00244 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00244 ***** GEN, BUSY MUST BE CALLED.
00244 ***** REGISTER DESTROYED : NONE.
00244 *****

00245 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00245 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00245 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00245 ***** GEN, BUSY MUST BE CALLED.
00245 ***** REGISTER DESTROYED : NONE.
00245 *****

00246 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00246 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00246 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00246 ***** GEN, BUSY MUST BE CALLED.
00246 ***** REGISTER DESTROYED : NONE.
00246 *****

00247 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00247 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00247 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00247 ***** GEN, BUSY MUST BE CALLED.
00247 ***** REGISTER DESTROYED : NONE.
00247 *****

00248 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00248 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00248 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00248 ***** GEN, BUSY MUST BE CALLED.
00248 ***** REGISTER DESTROYED : NONE.
00248 *****

00249 ***** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
00249 ***** FLIP-FLOP IN CRA REGISTER BIT 7. BEFOR
00249 ***** ACCED INS TO ANY TRANSFER REGISTER OF
00249 ***** GEN, BUSY MUST BE CALLED.
00249 ***** REGISTER DESTROYED : NONE.
00249 *****

00250A 419E RD 4194 A ROW JSR BUSY
00250A 419F F7 ECO2 A STAB CRA WRITE B CONTENTS INTO CRA
00251A 41A0 00 A LDAB #BEGROW TEST CRA BIT 7
00252A 41A1 F7 ECO3 A STAB CRB WRITE "BEGIN ROW" COMMAND INTO CR3.
00253A 41A2 F7 ECO3 A RIS
00254A 41A9 39

```

```

00151: **** * WRITING INTO AN EXTENDED CHARACTER GENERATOR.
00152: * FOUR EXTENDED CHARACTER, AO THROUGH A3 ARE DEFINED
00153: * THEN WILL BE WRITTEN INTO THE PAGE MEMORY.
00154: ****
00155: ****
00156A 411D CE 401C A LNK #CARL
00156A 4120 4F CLR.A
00156A 4121 C6 AO A LDAB #SAO
00156A 4123 B0 4256 A LOOPS JSR WRGEN
00156A 4125 SC INCB
00156A 4127 C1 A3 A C#28
00156A 4129 23 F8 4123 BLB
00156A 412B 4F CLR.A
00156A 412C B0 41E6 A JSR LOADM
00156A 412F 95 13 A LDAA #19
00156A 4131 06 11 A LDAB #17
00156A 4133 23 +IC2 A JSR LOADX
00156A 4135 85 OF A LDAA #SOF
00156A 4138 06 A3 A JSR COLOR AND ATTRIBUTE DEFINITION.
00157A 413A 5D 4194 A BUSY
00157A 413D 57 ECO0 A JSR FIRST CHARACTER CODE
00157A 4140 F7 ECO1 A STAA TRA
00157A 4143 5C INCB
00157A 4144 3D 4194 A JSR BUSY
00157A 4147 B7 ECO0 A STAA TRA
00157A 414A F7 ECO1 A STAB TRB
00157A 414D 85 13 A LDAA #19
00157A 414F C5 12 A LDAB #18
00158A 4151 BD 41C2 A JSR LOADX
00158A 4154 85 OF A LDAA #SOC
00158A 4156 C5 A2 A LDAB #SA2
00158A 4158 23 4194 A JSR .BUSY
00158A 415B 57 ECO0 A STAA TRA
00158A 415E F7 ECO1 A STAB TRB
00158A 4161 5C INCB
00158A 4162 B3 4194 A JSR BUSY
00158A 4163 B7 ECO0 A STAA TRA
00158A 4168 87 ECO1 A STAB TRB
00159A 416B 4F CLR.A
00159A 416C 4C ROLLUP INCA
00159A 416D 3D 41CA A JSR LOADY0
00159A 4170 B2 4256 A JSR TEMPO
00159A 4173 31 17 A CMPA #23
00159A 4175 25 F5 415C ENE ROLLUP
00159A 4177 4A ROLLDO DECA
00159A 4178 33 41CA A JSR LOADY0
00204A 417B B3 42B6 A JSR TEMPO
00205A 417E 4D TSTA
00206A 417F 26 F6 4177 RNE ROLLDO

```

* 30LINE AND ROLL-DOWN EXAMPLE

1.7 - Video interface

VIN provides signals which allow simple interface with a CRT display with a minimum of external hardware :

- TL : horizontal synchronization signal
- TT : vertical synchronization signal
- R,G,B: red, green and blue signals
- I : boxing signal

The TL pulse duration is programmable through bit 5 of the operating mode R register. When R5 = 0, the TL output is low during 4.5 μ s.

When R5 = 1, the TL output is high for 18.3 μ s (see figure 3). The TT vertical synchronization signal may be programmed through bit 6 of the R register to define a 312 line (R6 = 1) or 262 line (R6 = 0) frame period (see figure 4).

The I boxing signal delimits the display zone on the screen, and may be used to insert "character boxes" into a television video as a caption or subtitle. R, G, B signals are internally shifted out by VIN. These signals may be applied to the R, G, B inputs of a display device, or mixed with TT and TL for composite signal generation. Schematic diagram in figure 6 gives an example for video signal generation.






FIGURE 3 - TL SIGNAL PROGRAMMING

```

PAGE 003 APPLI. •SA:0
 00103A 40C6 E6 00 A LOOP2 LDAB 0,X
  00104A 40C8 BD 4194 A JSR BUSY
  00105A 40CB 87 ECO0 A STA TRA
  00106A 40CE F7 ECO1 A STA# TRB
  00107A 40D1 08 INX #ENDM1
  00108A 40D2 SC 4011 A CPX
  00109A 40D5 26 EP 40C6 BNE LOOP2
  00111A 40D7 36 OF A LOAA #15 SET CURSOR AT LOCATION X=15 AND
  00112A 40D9 C6 0C A LDAB #12 Y=12
  00113A 40DB 3D 41C2 A JSR LOADXY
  00114A 40DE CE 4011 A LDX #MESS2
  00115A 40E1 36 OF A LOAA #$0F
  00117A 40E3 E6 00 A LOOP3 LDAB 0,X
  00118A 40E5 BD 4194 A JSR BUSY
  00119A 40E3 B7 ECO0 A STA TRA
  00120A 40EB F7 ECO1 A STAB TRB
  00121A 40EE 08 INX #ENDM2
  00122A 40EF SC 401C A CPX
  00123A 40F2 26 EF 40E3 BNE LOOP3
  00125 * READ 17 CHARACTER CODES FROM PAGE MEMORY INTO
  00126 * A BUFFER IBUF. THE FIRST CHARACTER CODE TO BE
  00127 * READ IS AT LOCATION (X=12,Y=10).
  00128 * EACH CHARACTER CODE CONSISTS OF TWO BYTES.
  00129 ****
  00130 ****
  00132A 40F4 36 0C A LOAA #12 SET CURSOR AT LOCATION
  00133A 40F6 C6 0A A LDAB #10 X=12 AND Y=10
  00134A 40F8 BD 41C2 A JSR LOADXY
  00135A 40FB 86 20 A LOAA #S20 SET M REGISTER INTO "READ FROM
  00136A 40FD BD 41E6 A JSR* LOADM PAGE MEMORY" MODE.
  00137A 4100 C6 11 A LDAB #17 INIT. LOOP COUNTER
  00138A 4192 JE 4046 A LDIX #IBUF TEST BUSY FLIP-FLOP
  00139A 4195 BD 4194 A JSR BUSY FIRST READ TO LOAD THE TRANSFER
  00140A 4198 36 ECO1 A LOAA TRB REGISTE
  00142A 410B BD 4194 A RDRCARO JSR BUSY
  00143A 410E B6 ECO0 A LOAA TRA READ FIRST BYTE OF CHAR. CODE
  00144A 4111 A7 00 A STA# 0,X STORE INTO IBUF.
  00145A 4113 08 INX
  00146A 4114 B6 ECO1 A LOAA TRB READ 2ND. BYTE OF CHAR. CODE
  00147A 4117 A7 00 A STA# 0,X
  00148A 4119 08 INX DECB
  00149A 411A 5A BNE RDCARO
  00150A 411B 26 EE 410B

```

FIGURE 4 - TT SIGNAL PROGRAMMING



```

00055A 4096 8E 5000 A DEB L0S #STACK STACK INITIALIZATION
000553
000559
000560
000561
000562
000563
000564
000565
000566
000567

00056A 4099 93 0D
000570A 4093 3D 41D8 A LDAA #11011101
000572 A JSR L0ADR INIT. OPERATING MODE REGISTERS
000573
000574
000575
000576

***** PAGE MEMORY INITIALIZATION : *****
* ALL THE PAGE MEMORY IS FILLED WITH THE ALPHANUMERIC
* CHARACTER $7E, IN BLACK COLOR
***** COLOR AND ATTRIBUTE DEFINITION *****

00057A 409E 06 1F A L0AB #31 SET CURSOR AT THE BEGINNING OF
00057A 40AD 5D 419E A JSR R0W THE SERVICE ROW
00058A 4043 4F CLR.A SET M REGISTER INTO "WRITE PAGE"
00059A 40A4 3D 41E5 A JSR LOADM MEMORY WITHOUT INC." MODE.
0005AA 40A7 2E 03E9 A LDX #1000 INIT. LOOP COUNTER
0005AA 40AA 36 0B A LDAA #508
0005AA 40AC 66 7F A LDAB #97E
***** TEST GEN BUSY FLIP-FLOP *****

00058A 40AE 5D 4194 A L0C1L JSR BUSY TEST GEN BUSY FLIP-FLOP.
00058A 40B1 37 E2D0 A STA# T0A WRITE A 2 BYTE CHARACTER CODED
00058A 40B4 F7 E0C1 A STAB T0B INTO PAGE MEMORY.
00058A 4057 09 DEX DECMENT LOOP COUNTER.

00059A 40B3 26 F4 40A2 BNE L00P1
***** WRITE MESS1 AND MESS2 STRINGS INTO PAGE MEMORY *****
* IN WHITE COLOR.
***** ATTRIBUTE AND COLOR DEFINITION *****

000592
000593
000594
000595
000596
000597
000598
000599
00059A
00059B
00059C
00059D
00059E
00059F
00059G
00059H
00059I
00059J
00059K
00059L
00059M
00059N
00059O
00059P
00059Q
00059R
00059S
00059T
00059U
00059V
00059W
00059X
00059Y
00059Z

```

FIGURES - TRANSFER REGISTER ADDRESSING

ADDRESS	NUMBERED REGISTER			
C/T	B/A	R/W = 1 Read	R/W = 0 Write	Comments
0	0	Read TRA	Write TRA	A 16bit data is read or written from/into the mail box
0	1	Road TRB (1)	Write TRB (1)	
1	0	Read CRA (2)	Write CRA	A 16 bit command is written into the mail box or the Busy flip-flop is read
-1	1	ILLEGAL	Write CRB (1)	

Figure 5 summarizes GEN transfer register addressing with C/T, B/A and R/W signals. Whenever a data or command transfer is made between the display unit and the microprocessor, access to CRB or TRB sets the GEN Busy flip-flop. The Busy flip-flop is reset as soon as VIN accesses to the transfer registers. The Busy flip-flop state can be read in bit 7 of CRA. Therefore, before any access to the transfer registers, the user must verify that bit 7 of CRA is "0".

2 = PROGRAMMING THE DISPLAY UNIT

卷之三

The complete display unit interface with the microprocessor through 4 registers :

— 2 data transfer registers : TRA and TRB
— 2 command transfer registers : CBA and CRBB

(1) : Sets the GEN Busy flip-flop
 (2) : Busy flip-flop is read in CMA bit 7.

2.3 – Command transfer

The microprocessor sends a command to the display unit by writing into CRA then CRB registers. After data transfer, writing into CRB sets the Busy flip-flop, which is reset as soon as V_{IN} gets the command. The different commands to the display unit are :

- cursor programming
- operating mode initialization (R register)
- roll-up, roll-down and zoom mode programming (YO register)
- data transfer mode programming (M register)

Table 1 summarizes the "command set".