




APPLICATION NOTE

AUGUST 1981

NA-006A

Videotex display unit using EF9340 and EF9341

A. GIADIN
LABORATOIRE D'APPLICATION

THE
COLLEGE
OF
LIBRARY
SCIENCE
AND
DOCUMENTATION

THOMASCON-EFFECTS information circuits

1 - HARDWARE DESIGN

- 1.1 - Basic display unit
- 1.2 - Microprocessor interface
- 1.3 - Clock generation
- 1.4 - Internal bus organization

2 - PROGRAMMING THE DISPLAY UNIT

- 2.1 - Transfer registers
- 2.2 - Data transfer
- 2.3 - Command transfer
- 2.4 - Cursor programming
- 2.5 - R register programming
- 2.6 - Y0 register programming
- 2.7 - M register programming

3 - PROGRAMMING EXAMPLE

CONTENTS

PAGE 009 APPLI -SA:0

00422A 422A 36 40	A	LDA	#S00	SET M REGISTER IN "READ PAGE MEMORY
00423A 423A 36 05	A	JSR	LOADM	WITHOUT CURSOR INCREMENTATION" MODE.
00424A 424A 36 4194	A	JSR	BUSY	
00425A 425A 36 4001	A	LDA	TRB	ACCESS TO INB IN ORDER TO LOAD THE
00426A 426A 36 4194	A	JSR	BUSY	TRANSFER REGISTER.
00427A 427A 36 4000	A	LDA	TRA	READ CHARACTER CODE FROM PAGE MEMORY
00428A 428A 36 4001	A	LDA	TRB	AT LOCATION (0,31).
00429A 429A 36 4044	A	STAB	SAV+1	SAVE INTO SAV AND SAV+1.
00430A 430A 36 4045	A	STAB	SAV+1	
00431A 431A 36 40	A	LDA	#S40	SET M REGISTER IN "WRITE INTO P.M.
00432A 432A 36 40	A	JSR	LOADM	WITHOUT INCREMENTATION" MODE.
00433A 433A 36 33	A	PULB		
00434A 434A 36 32	A	PULB		
00435A 435A 36 4194	A	JSR	BUSY	RESTORE INITIAL PARAMETER FROM STACK.
00436A 436A 36 4000	A	STAA	TRA	
00437A 437A 36 4001	A	STAB	TRB	WRITE CHAR. CODE GIVEN AS PARAMETER
00438A 438A 36 80	A	LDA	#S80	INTO P.M. LOCATION (0,31)
00439A 439A 36 4045	A	JSR	LOADM	SET M REGISTER IN "WRITE SLICES" MODE
00440A 440A 36 40	A	LDA	#10	
00441A 441A 36 40	A	LDA	BNE	INIT. LOOP COUNTER FOR 10 WRITE.
00442A 442A 36 4194	A	JSR	BUSY	
00443A 443A 36 00	A	LDA	O,X	WRITE A SLICE.
00444A 444A 36 4000	A	STAA	TRA	
00445A 445A 36 4001	A	STAB	TRB	
00446A 446A 36 00	A	INX		
00447A 447A 36 3A	A	PULB		DECREMENT LOOP COUNTER.
00448A 448A 36 F1 4290	A	BNE	WRGENO	IF NOT 0, LOOP AGAIN.
00450A 450A 36 40	A	LDA	#S40	
00451A 451A 36 4194	A	JSR	LOADM	SET M REGISTER IN "WRITE INTO P.M.
00452A 452A 36 4044	A	LDA	SAV	WITHOUT CURSOR INCREMENTATION" MODE.
00453A 453A 36 4045	A	LDA	SAV+1	
00454A 454A 36 4194	A	JSR	BUSY	
00455A 455A 36 4000	A	STAA	TRA	RESTORE CHARACTER CODE INTO PAGE
00456A 456A 36 4001	A	STAB	TRB	MEMORY LOCATION (0,31).
00457A 457A 36 33	A	PULB		
00458A 458A 36 32	A	PULB		
00459A 459A 36 39	A	RTS		RESTORE A AND B FROM STACK.
00461				
00462				
* TEMPO : WAIT SUBROUTINE.				
* REGISTER X IS DESTROYED.				
00464A 4255 36	TEMPO	PSHA	#5	
00465A 4237 36 05	A	LDA	#5	
00466A 4239 36 FFFF	A	LDX	#FFFF	
00467A 423C 09	DEX	DEX		
00468A 423D 26 FD 42BC	BNE	TEMP2		
00469A 423F 4A	DECA	TEMP1		
00470A 42C0 26 F7 42B9	BNE	TEMP1		
00471A 42C2 32	PULA			
00472A 42C3 39	RTS			
00474	END			
0096	4096	A	DEB	
TOTAL ERRORS 00000-00000				

PAG: 005 APPLI :SA:0

00350A 420C E6 EC00	A	LDAA TRA	READ CHARACTER CODE FROM PAGE MEMORY
00350A 420C F6 EC01	A	LDAB TRB	AT LOCATION (0,31).
00356A 420F B7 4044	A	STAA SAV	SAVE INTO SAV AND SAV+1.
00357A 4212 F7 4045	A	STAB SAV+1	
00358A 4215 86 40	A	LDAA #SAO	SET M REGISTER IN "WRITE INTO P.M.
00359A 4217 3D 41E5	A	JSR LOADM	WITHOUT INCREMENTATION" MODE.
00370A 4214 33		FILL	
00371A 4218 32		PULL	
00372A 421C 3D 4194	A	JSR	RESTORE INITIAL PARAMETER FROM STACK.
00373A 421F 37 EC09	A	BSY	
00374A 4222 F7 EC01	A	STAA TRA	WRITE CHAR. CODE GIVEN AS PARAMETER
00375A 4225 86 A0	A	STAB TRB	INTO P.M. LOCATION (0,31).
00376A 4227 3D 41E6	A	LDAA #SAO	SET M REGISTER IN "READ SLICES" MODE
00377A 422A C6 0A	A	JSR LOADM	
00378A 422C 3D 4194	A	LDAB #10	INIT. LOOP COUNTER FOR 10 READ
00379A 422F 3B EC01	A	JSR BSY	OPERATIONS.
00380		LDAA TRB	READ TRB IN ORDER TO LOAD THE
			TRANSFER REGISTER.
00382A 4232 3D 4194	A	RDGENO JSR	RDGENO JSR
00383A 4235 35 EC00	A	LDAA TRA	READ A SLICE FROM TRA.
00384A 4238 A7 00	A	STAA O,X	STORE INTO BUFFER.
00385A 423A 08		LDAA TRB	
00386A 423B 35 EC01	A	LDAA TRB	READ TRB TO LOAD AGAIN A SLICE.
00387A 423E 3A		DECB	DECREMENT LOOP COUNTER.
00388A 423F 25 F1 4232		BNE RDGENO	IF NOT 0, LOOP AGAIN.
00390A 4241 86 40	A	LDAA #SAO	SET M REGISTER IN "WRITE INTO P.M.
00391A 4243 3D 41E6	A	JSR LOADM	WITHOUT CURSOR INCREMENTATION" MODE.
00392A 4246 B6 4044	A	LDAA SAV	
00393A 4249 76 4045	A	LDAB SAV+1	
00394A 424C 3D 4194	A	JSR BSY	
00395A 424F 37 EC00	A	STAA TRA	RESTORE CHARACTER CODE INTO PAGE
00396A 4251 F7 EC01	A	STAB TRB	MEMORY LOCATION (0,31).
00397A 4255 39		RTS	
00398			
00399			
00400			
00401			
00402			
00403			
00404			
00405			
00406			
00407			
00408			
00409			
00410			
00411			
00412			
00413			
00414			
00415A 4256 36		PSHA	SAVE PARAMETER ON STACK
00416A 4257 37		PSHA	
00417A 4258 36		PSHA	SAVE A AND B
00418A 4259 37		PSHA	
00419A 425A C6 1F	A	LDAB #31	SET CURSOR AT THE BEGINNING OF ROW
00420A 425C 3D 419E	A	JSR ROW	NUMBER 31 (SERVICE ROW).

The aim of this application note is to aid EF9340 (VIN) and EF9341 (GEN) users in building a complete display unit for a videotex terminal, or a general purpose 25 x 40 character display unit. The first part of this document gives a design example, then programming informations beyond those included in the data sheet will be provided.

1 - HARDWARE DESIGN

A complete display unit has been designed to operate with a main CPU board. Schematic diagram of the display board is given in figure 6 and a block diagram in figure 1. It can be divided into three main functional blocks:

- The basic display unit
- The extended character generator
- The video interface.

1.1 - Basic display unit

The basic display unit performs all the display functions and consists of:

- GEN (EF9341)
- VIN (EF9340)
- The page memory.

GEN contains a character generator, a character code register and two 8 bit registers - TA and TB - which provide a buffered interface with a microprocessor data bus. VIN contains a timing generator, an access automaton and a display automaton. The page memory is made of two 1 K x 8 static RAM devices.

1.2 - Microprocessor interface

The display unit interface with the microprocessor through the transfer registers of GEN. Data and command transfers are performed through the two 8 bit registers - TA and TB -, under the control of the Enable (E) and Read/Write (R/W) signals provided by the MPU board. The R/W signal controls the direction of data or command transfer.

A "low" state on the R/W line enables the input buffers and data is transferred to GEN on the falling edge of the E signal if the device has been selected ($\overline{CS} = 0$). A high state on the Read/Write line sets up GEN for a data transfer to the microprocessor data bus when $\overline{CS} = 0$. The GEN output buffers are enabled when the proper address and the Enable pulse are present.

The C/T input line specifies whether data ($\overline{C/T} = 0$) or command ($\overline{C/T} = 1$) is to be transferred from to GEN transfer registers.

The DD D7 lines of GEN are connected to the microprocessor bus through a 74LS640 Bidirectional Driver (the MPU board data bus is inverted).

Address decoding with a 74LS04 and a 74LS30 devices selects the Bidirectional Driver and GEN when the hexadecimal value of the 8 MSB on the microprocessor address bus is EC and when the VUA line is high. The B/A and C/T inputs of GEN are respectively connected to the A0 and A1 lines of the address bus in order to have access to the GEN registers through four consecutive addresses:

- EC00 for TRA
- EC01 for TRB
- EC02 for CRA
- EC03 for CRB

Therefore, the whole display unit is accessed from the microprocessor through only four addresses.

1.3 - Clock generation

The half-dot frequency clock (3.5 MHz) is implemented with a Voltage-Controlled Oscillator 74LS124 and a 3.5 MHz crystal. The VCO's output is connected to the CLK input of VIN.




FIGURE 1 - DISPLAY BOARD BLOCK DIAGRAM

PAGE 007 APPLI -SA:0

```

00308 *****
00309 * LOADR : THIS SUBROUTINE LOADS THE R REGISTER WITH
00310 * THE A ACCUMULATOR CONTENTS.
00311 * REGISTER DESTROYED : NONE.
00312 *****
00313 *
00314 * LOADR PSHA BUSY
00315A 41D3 36
00316A 41D9 3D 4194 A JSR BUSY
00317A 41DC B7 EC02 A STAA CRA
00319A 41DF 86 A0 A LDAA #LDR
00319A 41E1 B7 EC03 A STAA CRB
00320A 41E4 32 PULA
00321A 41E5 39 RIS
00322 *****
00323 * LOADM: LOADS THE M REGISTER WITH THE A
00324 * ACCUMULATOR CONTENTS.
00325 * REGISTER DESTROYED : NONE.
00326 *****
00327 *
00328 * LOADM PSHA BUSY
00329A 41E6 36 JSR BUSY
00330A 41E7 3D 4194 A STAA CRA
00331A 41EA B7 EC02 A LDAA #LDM
00332A 41ED 86 80 A LDAA CRB
00333A 41EF B7 EC03 A STAA CRB
00334A 41F2 32 PULA
00335A 41F3 39 RIS
00336 *****
00337 * EDGEN:THIS SUBROUTINE READS 10 CHARACTER SLICES FROM
00338 * A CHARACTER GENERATOR. THE PAGE MEMORY LOCATION
00339 * (X=0,Y=31) IS USED TO STORE THE CHARACTER CODE
00340 * GIVEN AS A PARAMETER IN A AND B ACCUMULATOR.
00341 * THIS LOCATION CONTENTS IS FIRST SAVED INTO
00342 * SAV AND WILL BE RESTORED AT THE END OF THE
00343 * ROUTINE.
00344 * ENTRY PARAMETERS : A AND B ACCUMULATOR CONTAIN
00345 * THE CHARACTER CODE WHOSE THE SLICES ARE TO BE
00346 * READ.
00347 * X = MEMORY ADDRESS OF THE BUFFER WHERE THE
00348 * SLICES ARE TO BE STORED.
00349 * EXTERNAL REFERENCES:ROW,LOADM,BUSY.
00350 * REGISTER DESTROYED: A,B,X.
00351 *****
00352 *
00353 * EDGEN PSHA
00354A 41F4 36 PSIB
00355A 41F5 37 LDAB #31
00356A 41F6 C6 1F JSR ROW
00357A 41F8 BD 419E A JSR #S60
00358A 41FB 86 60 A LDAA #LOADM
00359A 41FD BD 41E6 A JSR LOADM
00360A 4200 BD 4194 A JSR BUSY
00361A 4203 B6 EC01 A LDAA TRB
00362A 4206 BD 4194 A JSR BUSY

```

 SET CURSOR AT THE BEGINNING OF ROW
 NUMBER 31 (SERVICE ROW).
 SET M REGISTER IN "READ PAGE MEMORY
 WITHOUT CURSOR INCREMENTATION" MODE.
 ACCESS TO TRB IN ORDER TO LOAD THE
 DATA TRANSFER REGISTER.


```

00255 *****
00257 * LOADX: LOADS THE CURSOR X COUNTER WITH THE A
00258 * ACCUMULATOR CONTENTS.
00259 * REGISTER DESTROYED : A.
00260 *****
00261 *
00262 *
00263 *
00264 00263A 41A4 BD 4194 A LOADX JSR BUSY
00265 00264A 41AD B7 EC02 A STA CRA WRITE A CONTENTS INTO CRA
00266 00265A 41B0 S6 40 A LDAA #LDX LOAD "LOAD X" COMMAND INTO CRB
00267 00266A 41B2 B7 EC03 A STA CRB
00268 00267A 41B5 39 RTS
00269 *****
00270 *
00271 * LOADY: LOADS THE CURSOR Y COUNTER WITH THE A
00272 * ACCUMULATOR CONTENTS.
00273 * REGISTER DESTROYED : A.
00274 *****
00275 *
00276 *
00277 *
00278 00275A 41B6 BD 4194 A LOADY JSR BUSY
00279 00276A 41B9 B7 EC02 A STA CRA WRITE A CONTENTS INTO CRA
00280 00277A 41BC S6 20 A LDAA #LDY LOAD "LOAD Y" COMMAND INTO CRB
00281 00278A 41BE B7 EC03 A STA CRB
00282 00279A 41C1 39 RTS
00283 *****
00284 *
00285 *
00286 *
00287 00283A 41C2 BD 41A4 A LOADXY JSR LOADX LOAD X COUNTER.
00288 00284A 41C5 17 TSA
00289 00285A 41C6 B2 41B6 A JSR LOADY LOAD Y COUNTER.
00290 00286A 41C9 39 RTS
00291 *****
00292 *
00293 *
00294 *
00295 *
00296 *
00297 *
00298 *
00299 *
00300 *
00301 *
00302 *
00303 *
00304 *
00305 *
00306 *
00307 *
00308 *
00309 *
00310 *
00311 *
00312 *
00313 *
00314 *
00315 *
00316 *
00317 *
00318 *
00319 *
00320 *
00321 *
00322 *
00323 *
00324 *
00325 *
00326 *
00327 *
00328 *
00329 *
00330 *
00331 *
00332 *
00333 *
00334 *
00335 *
00336 *
00337 *
00338 *
00339 *
00340 *
00341 *
00342 *
00343 *
00344 *
00345 *
00346 *
00347 *
00348 *
00349 *
00350 *
00351 *
00352 *
00353 *
00354 *
00355 *
00356 *
00357 *
00358 *
00359 *
00360 *
00361 *
00362 *
00363 *
00364 *
00365 *
00366 *
00367 *
00368 *
00369 *
00370 *
00371 *
00372 *
00373 *
00374 *
00375 *
00376 *
00377 *
00378 *
00379 *
00380 *
00381 *
00382 *
00383 *
00384 *
00385 *
00386 *
00387 *
00388 *
00389 *
00390 *
00391 *
00392 *
00393 *
00394 *
00395 *
00396 *
00397 *
00398 *
00399 *
00400 *

```

1.4 - Internal bus organization

The display unit is organized around 2 internal buses controlled by VIN :

- a 16 bit data bus : A (0:7), B (0:7).
- a 10 bit address bus : AD (0:9).

Transfers on the internal data bus are controlled by four signals provided by VIN :

- $\overline{R/W}$: internal Read/Write signal (A write is active "low").
- $\overline{SG}$: character generator select signal.
- $\overline{SM}$: page memory select signal.
- $\overline{ST}$: GEN transfer register select signal.

Arrangements of these four control signals allow all the data transfer modes between the GEN registers, the page memory, the character generators and VIN. Figure 2 summarizes all the data transfer modes.

CONTROL				ADDRESS BUS AD (0:9)		DATA BUS A(0:7), B(0:7)
$\overline{R/W}$	$\overline{SM}$	$\overline{SG}$	$\overline{ST}$	WINDOW ADDRESS (X, Y) or CURSOR		MP $\rightarrow$ VIN, MP $\rightarrow$ CC
Read	Active			SLICE ADDRESS (NT)		GC or CC $\rightarrow$ VIN
Read		Active		CURSOR (X, Y)		T $\rightarrow$ VIN
Write		Active		CURSOR (X, Y)		MP $\rightarrow$ T
Read	Active			CURSOR (X, Y)		T $\rightarrow$ MP
Write	Active			SLICE ADDRESS (NT)		GC $\rightarrow$ T
Read		Active		SLICE ADDRESS (NT)		T $\rightarrow$ GC
Write		Active		SLICE ADDRESS (NT)		

MP : Page Memory

T : Mail Box

GC : Character Generator CC : Character Code Register

FIGURE 2 - DATA TRANSFER MODES

Data transfers on the internal data bus may be :

- reading from the page memory during display cycles ($\overline{R/W} = 1, \overline{SM} = 0$)
- reading from the page memory to GEN transfer registers ($\overline{R/W} = 1, \overline{SM} = \overline{ST} = 0$)
- reading from a character generator to GEN transfer registers ($\overline{R/W} = 1, \overline{SG} = \overline{ST} = 0$)
- reading from a character generator to VIN during display cycles ($\overline{R/W} = 1, \overline{SG} = 0$)
- writing commands from GEN transfer registers into VIN ($\overline{R/W} = \overline{ST} = 0$)
- writing data from GEN transfer registers into the page memory ($\overline{R/W} = \overline{SM} = \overline{ST} = 0$)
- writing "slices" from GEN transfer registers into an extended character generator ($\overline{R/W} = \overline{SG} = \overline{ST} = 0$).

1.5 - Page memory

A page displayed by VIN is made of 25 rows by 40 characters. Each character is defined by a 16 bit character code. Therefore, the page memory consists of two 1 K x 8 RAM devices.

Each MK-4118 RAM device stores 1 K x 8 bits of data. Each chip has 10 address inputs and eight common data input/output pins, as well as active low chip select ($\overline{CS}$) and write ($\overline{WE}$) inputs. The data input/output pins (I/O1-I/O8) of the two RAM devices are directly connected to the 16 bit internal data bus A (0:7), B (0:7).

During page memory write cycles, the internal read/write control signal ($\overline{R/W}$) is applied to the RAM write enable ($\overline{WE}$) inputs, permitting the page memory to store 16 bits of data into the location addressed by AD (0:9). During page memory read cycles, a high level on $\overline{R/W}$ causes the RAM's to output data from the addressed location.

The RAM device chip select ($\overline{CS}$) inputs are directly connected to the $\overline{SM}$ signal provided by VIN. $\overline{SM}$ is active low ("0") when VIN controls access to the page memory.

NOTA : RAM device should have a maximum access time of 300 ns for correct operation (see EF93240 and EF9341 specifications). 17

6 - Extended character generators

One of the most interesting features of the display unit built around VIN and GEN is to allow the user to define one or two more 50 character sets. Adding these user character sets may be done with either A11 or ROM devices. Using RAM devices allows to define dynamically different character sets dynamically redrivable character sets.

A character is displayed within a 10 x 8 dot-matrix, it is defined by ten eight-bit slices in a character generator. Therefore, each character set is defined by 960 eight-bit slices. The application board has been designed with two 1 K x 8 static RAM (MK-4118) as extended character generators. The data input/output pins I/O1-I/O8 of the RAM devices are connected to the A(0:7) internal data bus lines, and access to each device is controlled by the internal read/write signal (R/Wi) and four-state chip select lines.

Addressing the extended character generators

- 8-bit slice address is given by :
 - an eight-bit character code
 - a four-bit slice number

Access to a character generator is performed by VIN in two cycles :

- during the first cycle, the character code is present on the B(0:8) and A7 internal data bus lines.
- during the second cycle, VIN brings out the slice number on the AD(0:3) internal address bus lines, and AD4 = 1 when an extended character generator is addressed.

The character code is latched during the first cycle into a 74LS374 and a 74LS74 device, on the leading edge of S₁. A quad 2 to 1 multiplexer (74LS257) is used to transcode the 11 bit logical address - seven bit character code and four-bit slice number - into a 10 bit physical address. Address decoding includes a 74LS138 one-of-four decoder, which is enabled when AD4 is "high" and S₁ "low". The decoder Y2 and Y3 outputs are applied to the RAM device chip select inputs (CS).

AD3 = 0	CCE6	CCE5	CCE4	CCE3	CCE2	CCE1	CCE0	AD2	AD1	AD0
AD3 = 1	0	0	CCE4	CCE3	CCE2	CCE1	CCE0	CCE6	CCE5	AD0

Address transcoding table.

NOTA : CCE = Latch output AD3 : Multiplexer select line

PAGE 005 APPLI .SA:0

 ** READING THE GEN ALPHANUMERIC CHARACTER GENERATOR
 ** INTO A MEMORY BUFFER STARTING AT \$6000.

00213A 4181 CE 6000 A LDX #6000
 00214A 4182 4F CLR A
 00215A 4183 3F CLR B
 00216A 4184 36 DEBO PSMA
 00217A 4185 37 PSMB
 00218A 4186 3D JSR RDGEN
 00219A 4187 33 JSR
 00220A 4188 32 PULB
 00221A 4189 3C PULA
 00222A 418A 81 TNCB
 00223A 418B 80 CMPB #128
 00224A 418C 3F BNE DEBO
 00225A 418D 3F SWI
 00226A 418E 3F FCB \$3F
 00227A 418F 3F REBOOT MDOS.
 00228A 4190 3F *****

 ** BUSY: THIS SUBROUTINE TESTS THE GEN BUSY
 ** FLIP-FLOP IN CRA REGISTER BIT 7. BEFORE
 ** ACCEDING TO ANY TRANSFER REGISTER OF
 ** GEN, BUSY MUST BE CALLED.
 ** REGISTER DESTROYED : NONE.

00231A 4191 36 BUSY PSMA
 00232A 4192 36 CRA
 00233A 4193 80 LMAA #80
 00234A 4194 80 ANDA #80
 00235A 4195 25 BNE BUSY0
 00236A 4196 32 PULA
 00237A 4197 39 RTS
 00238A 4198 39 *****

 ** ROW : SETS THE CURSOR AT THE BEGINNING OF
 ** THE ROW WHOSE VALUE IS IN ACCUMULATOR
 ** B.
 ** REGISTER DESTROYED : B.

00250A 4199 BD 4194 A ROW JSR BUSY
 00251A 419A F7 EC02 A STAB CRA
 00252A 419B C6 00 A LDAB #BECROW
 00253A 419C F7 EC03 A STAB CRB
 00254A 419D 39 WRITE "BEGIN ROW" COMMAND INTO CR3.
 00255A 419E 39 RTS

 ** READ CRA REGISTER
 ** TEST CRA BIT 7
 ** RESTORE ACCUMULATOR

 ** WRITE B CONTENTS INTO CRA
 ** WRITE "BEGIN ROW" COMMAND INTO CR3.

```

*****
00153 * WRITING INTO AN EXTENDED CHARACTER GENERATOR.
00154 * FOUR EXTENDED CHARACTER, A0 THROUGH A3 ARE DEFINED
00155 * THEN WILL BE WRITTEN INTO THE PAGE MEMORY.
00156 *****

```

```

00153A 411D CE 401C A LNR #CARI
00159A 4120 4F CLRA #SA0
00160A 4121 C6 A0 A #SA0
00161A 4123 BD 4256 A LOOP5 JSR KRCEN
00162A 4124 5C INCB #SA3
00163A 4127 C1 A3 BLS #SA3
00164A 4129 23 F3 4123 CLRA LOOP5
00165A 4128 4F CLRA
00166A 412C BD 41E6 A JSR LOADM
00167A 412F 86 13 A LDAA #19
00168A 4131 C6 11 A LDAB #17
00169A 4133 BD +1C2 A JSR LOADMX
00170A 4136 86 CF A LDAA #SOF
00171A 4138 C6 A0 A LDAB #SA0
00172A 413A BD 4134 A JSR BUSY
00173A 413D B7 EC00 A STAA TRA
00174A 4140 F7 EC01 A STAB TRA
00175A 4143 5C INCB
00176A 4144 BD 4194 A JSR BUSY
00177A 4147 B7 EC00 A STAA TRA
00178A 414A F7 EC01 A STAB TRA
00179A 414D 86 13 A LDAA #19
00180A 414F C6 12 A LDAB #18
00181A 4151 BD 41C2 A JSR LOADTX
00182A 4154 86 OF A LDAA #SOF
00183A 4156 C6 A2 A LDAB #SA2
00184A 4158 BD 4194 A JSR BUSY
00185A 415B 57 EC00 A STAA TRA
00186A 415E F7 EC01 A STAB TRA
00187A 4161 5C INCB
00188A 4162 BD 4194 A JSR BUSY
00189A 4165 B7 EC00 A STAA TRA
00190A 4168 F7 EC01 A STAB TRA

```

CURSOR AT X=19, Y=18

```

*****
00192 * ROLLUP AND ROLL-DOWN EXAMPLE
00193 *****
00194 *****

```

```

00195A 415B 4F CLRA
00197A 416C 4C ROLLUP INCA
00198A 416D BD 41CA A JSR LOADY0
00199A 4170 BD 42B6 A JSR TEMPO
00200A 4173 32 17 CMPSA #23
00201A 4175 23 F3 416C BNE ROLLUP
00202A 4177 4A ROLLUP DECA
00203A 4178 BD 41CA A JSR LOADY0
00204A 417B BD 42B6 A JSR TEMPO
00205A 417E 4D TSRA
00206A 417F 26 FG 4177 BNE ROLLDO

```

1.7 - Video interface

VIN provides signals which allow simple interface with a CRT display with a minimum of external hardware:

- TL : horizontal synchronization signal
- TT : vertical synchronization signal
- R, G, B : red, green and blue signals
- I : boxing signal

The TL pulse duration is programmable through bit 5 of the operating mode R register. When R5 = 0, the TL output is low during 4.5 μ s.

When R5 = 1, the TL output is high for 18.3 μ s (see figure 3).

The TT vertical synchronization signal may be programmed through bit 6 of the R register to define a 312 line (R6 = 1) or 262 line (R6 = 0) frame period (see figure 4).

The I boxing signal delimits the display zone on the screen, and may be used to insert "character boxes" into a television video as a caption or subtitle.

R, G, B signals are internally shifted out by VIN. These signals may be applied to the R, G, B inputs of a display device, or mixed with TT and TL for composite signal generation. Schematic diagram in figure 6 gives an example for video signal generation.





FIGURE 3 - TL SIGNAL PROGRAMMING

FIGURE 4 - TT SIGNAL PROGRAMMING



PAGE 003 APPLI. .SA:0

```

00103A 40C6 E6 00 A LOOP2 LDAB O,X
00104A 40C8 BD 4194 A JSR BUSY
00105A 40CB S7 EC00 A STAA TRA
00106A 40CE F7 EC01 A STAB TRB
00107A 40D1 08 INX
00108A 40D2 SC 4011 A CPX #ENDM1
00109A 40D5 26 EF 40C6 BNE LOOP2

00111A 40D7 S6 0F A LDAA #15
00112A 40D9 C6 0C A LDAB #12
00113A 40DB 3D 41C2 A JSR LOADXY
00114A 40DE CE 4011 A LDX #MESS2
00115A 40E1 86 0F A LDAA #SOF

00117A 40E3 E6 00 A LOOP3 LDAB O,X
00118A 40E5 BD 4194 A JSR BUSY
00119A 40E8 B7 EC00 A STAA TRA
00120A 40EB F7 EC01 A STAB TRB
00121A 40EE 08 INX
00122A 40EF 8C 401C A CPX #ENDM2
00123A 40F2 26 EF 40E3 BNE LOOP3

00125 *****
00126 * READ 17 CHARACTER CODES FROM PAGE MEMORY INTO
00127 * A BUFFER IBUF. THE FIRST CHARACTER CODE TO BE
00128 * READ IS AT LOCATION (X=12, Y=10).
00129 * EACH CHARACTER CODE CONSISTS OF TWO BYTES.
00130 *****

00132A 40F4 86 0C A LDAA #12
00133A 40F6 C6 0A A LDAB #10
00134A 40F8 BD 41C2 A JSR LOADXY
00135A 40FB 86 20 A LDAA #S20
00136A 40FD BD 41E6 A JSR LOADM
00137A 4100 C6 11 A LDAB #17
00138A 4102 CE 4045 A LDX #IBUF
00139A 4105 BD 4194 A JSR BUSY
00140A 4108 36 EC01 A LDAA TRB

00142A 410B BD 4194 A RDCARO JSR BUSY
00143A 410E 86 EC00 A LDAA TRA
00144A 4111 A7 00 A STAA O,X
00145A 4113 08 INX
00146A 4114 86 EC01 A LDAA TRB
00147A 4117 A7 00 A STAA O,X
00148A 4119 08 INX
00149A 411A 5A DECB
00150A 411B 26 EE 4108 BNE RDCARO

```



```

00051 *
00052 * MAIN PROGRAM :
00053 *
00054 4095 8E 5000 A DES LDS #STACK STACK INITIALIZATION
*****
00057 *****
00058 * R REGISTER INITIALIZATION :
00059 * R7=1. BLINKING IS ENABLED.
00060 * R6=1 50 HZ OPERATION.
00061 * R5=0 TL IS LOW FOR 4 WINDOW PERIODS.
00062 * R4=1 THE CURSOR POSITION IS DISPLAYED.
00063 * R3=1 THE SERVICE ROW IS DISPLAYED.
00064 * R2=1 THE CONCEAL ATTRIBUTE IS ENABLED.
00065 * R1=0 THE BOXING ATTRIBUTE IS DISABLED.
00066 * R0=1 DISPLAY ON.
*****
00067 *****
00068 4099 95 0D A LMA #11011101
00070 JSR LOADR INT. OPERATING MODE REGISTER R.
00071 *****
00072 *****
00073 * PAGE MEMORY INITIALIZATION :
00074 * ALL THE PAGE MEMORY IS FILLED WITH THE ALPHANUMERIC
00075 * CHARACTER $7F, IN BLACK COLOR.
*****
00076 *****
00077 *****
00078 409E C6 1F A LDB #31 SET CURSOR AT THE BEGINNING OF
00079 JSR ROW THE SERVICE ROW
00080 40A3 4F CLR A SET M REGISTER INTO "WRITE PAGE
00081 40A4 BD 4156 A JSR LOADM MEMORY WITHOUT INC." MODE.
00082 40A7 CE 03E8 A LDX #1000 INT. LOOP COUNTER
00083 40AA 56 08 A LDB #508 COLOR AND ATTRIBUTE DEFINITION.
00084 40AC C6 7F A LDB #7F
*****
00085 40AE BD 4194 A LOOP1 JSR BUSY TEST GEN BUSY FLIP-FLOP.
00087 40B1 57 EC00 A STA TRA WRITE A 2 BYTE CHARACTER CODE
00088 40B4 57 EC01 A STAB TRB INTO PAGE MEMORY.
00089 40B7 09 DEX DECREMENT LOOP COUNTER.
00090 40B8 26 F4 40AE BNE LOOP1
*****
00091 *****
00092 *****
00093 * WRITE MESS1 AND MESS2 STRINGS INTO PAGE MEMORY
00094 * IN WHITE COLOR
*****
00095 *****
00096 *****
00097 *****
00098 40BA 56 0C A LMA #12 SET CURSOR AT LOCATION
00099 40BB C6 CA A LDB #10 X=12 AND Y=10
00100 40BE BD 41C2 A JSR LOADM
00101 40C1 CE 4000 A LDX #MESS1
00102 40C4 56 0F A LMA #50F ATTRIBUTE AND COLOR DEFINITION.

```

2 - PROGRAMMING THE DISPLAY UNIT

2.1 - Transfer registers

The complete display unit interface with the microprocessor through 4 registers :

- 2 data transfer registers : TRA and TRB
- 2 command transfer registers : CRA and CRB.

Figure 5 summarizes GEN transfer register addressing with C/T, B/A and R/W signals. Whenever a data or command transfer is made between the display unit and the microprocessor, access to CRB or TRB sets the GEN Busy flip-flop. The Busy flip-flop is reset as soon as VIN accesses to the transfer registers. The Busy flip-flop state can be read in bit 7 of CRA. Therefore, before any access to the transfer registers, the user must verify that bit 7 of CRA is "0".

C/T	ADDRESS	ADDRESSED REGISTER		Comments
		$R/\overline{W} = 1$ Read	$R/\overline{W} = 0$ Write	
0	0	Read TRA	Write TRA	A 16 bit data is read or written from/to the mail box
0	1	Read TRB (1)	Write TRB (1)	
1	0	Read CRA (2)	Write CRA	A 16 bit command is written into the mail box or the Busy flip-flop is read
1	1	ILLEGAL	Write CRB (1)	

FIGURE 5 - TRANSFER REGISTER ADDRESSING

- (1) : Sets the GEN Busy flip-flop
- (2) : Busy flip-flop is read in CRA bit 7.

2.2 - Data transfer

Data transfer is always performed through TRA and TRB data transfer registers. Data transfer within the display unit is defined by the M transfer mode register contents (see M Register programming). A data transfer operation is not performed by VIN until TRB is accessed.

2.3 - Command transfer

The microprocessor sends a command to the display unit by writing into CRA then CRB registers. As for data transfer, writing into CRB sets the Busy flip-flop, which is reset as soon as VIN gets the command. The different commands to the display unit are :

- cursor programming
- operating mode initialization (R register)
- roll-up, roll-down and zoom mode programming (VO register)
- data transfer mode programming (M register)

Table 1 summarizes the command set.