



Audio, Radio and TV Circuits

LM1886 TV Video Matrix D to A

General Description

The LM1886 is a TV video matrix D to A converter which encodes luminance and color difference signals from 3-bit red, green and blue inputs. The luminance output is encoded from the NTSC equation $Y = 0.3R + 0.59G + 0.11B$ and the R-Y and B-Y outputs are weighted to prevent over-modulation. A built-in R-Y and burst gate polarity switch allow European PAL compatible signals to be encoded. All output levels including an RF O Carrier Bias Voltage have been referenced to 5V for direct connection to the LM1889 TV video modulator. When used in combination with the LM1889 and a suitable sync generator, 3-bit R, G and B information may be encoded to both composite video and RF channel carrier.

Features

- Complete digital to RF encoding with LM1889
- 1-pin PAL/NTSC mode select
- True NTSC matrix
- 8 levels of grey scale
- Allows wide range of colorimetry
- Low power: TTL inputs
- Wideband luminance output
- Weighted R-Y, B-Y outputs

Connection Diagram

Test Circuits




FIGURE 1

Order Number LM1886N
See NS Package N20A




FIGURE 2a. 6-Color Input Connection




FIGURE 2b. 8-Level Grey Scale Input Connection

Absolute Maximum Ratings

Supply Voltage	Pin 5	Pin 20
Input Voltage (Pins 1, 8, 9, 11-19)	15V	6V
Pin 2 Voltage Relative to Pin 20	-0.5V, +12V	0.8V
Output Current	5 mA	1.67 W
Power Dissipation, $T_A = 25^\circ\text{C}$ (Note 1)	-55°C to +150°C	0°C to 70°C
Storage Temperature Range	-55°C to +150°C	0°C to 70°C
Operating Temperature Range	-55°C to +150°C	0°C to 70°C
Lead Temperature (Soldering, 10 seconds)	300°C	300°C


Electrical Characteristics $T_A = 25^\circ\text{C}$, (Figure 2, Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
5V Supply Current (Pin 20)	BLANK = 0.8V	7	11	16	mA
12V Supply Current (Pin 5)	BLANK = 0.8V	9	13	17	mA
Logic "1" Input Current (Pins 1, 2, 8, 9, 11-19)	Input Voltage = 5.0V	0	0	10	μA
Logic "0" Input Current (Pins 1, 2, 8, 9, 11-19)	Input Voltage = 0.3V	-0.01	-0.01	-0.18	mA
Output Offsets					
YVY	R, G, B = 0.8V	0	0	±50	mV
ΔV-R-Y		0	0	±50	mV
ΔV-B-Y		0	0	±50	mV
R-Y Full Scale, (ΔV-R-Y)/FS	R = 2V; G, B = 0.8V	1.0	1.23	1.4	V
B-Y Full Scale, (ΔV-B-Y)/FS	B = 2V; R, G = 0.8V	0.7	0.87	1.0	V
Green Full Scale	G = 2V; R, B = 0.8V	-0.85	-1.03	-1.2	V
ΔV-R-Y		-0.45	-0.58	-0.7	V
Y Full Scale	R, G, B = 2V	1.6	1.75	1.9	V
(ΔV-Y)/FS		0	0	±100	mV
ΔV-R-Y		0	0	±75	mV
ΔV-B-Y		0	0	±75	mV
O Carrier Reference, ΔVO		2.0	2.2	2.5	V
Blanking Level, ΔVY	BLANK = 0.8V	0	0	±50	mV
Sync Level, ΔVY	BLANK, SYNC = 0.8V	-0.67	-0.77	-0.87	V
NTSC Burst, ΔV-B-Y	BLANK, BURST GATE = 0.8V	-0.26	-0.35	-0.46	V
PAL Burst		-0.2	-0.25	-0.32	V
ΔV-R-Y	SW in PAL Position:	-0.2	-0.25	-0.32	V
ΔV-B-Y	BLANK, BURST GATE, H/2 = 0.8V	-0.2	-0.25	-0.32	V
PAL Inversion Ratio (ΔV-R-Y)/PAL/(ΔV-R-Y)/FS	R = 2V; G, B, H/2 = 0.8V	-0.9	-1.0	-1.1	
Y Linearity Error	Figure 2b Input Connection	±1	±1	±8	%FS
Y Switching Times	15 kHz Square Wave Switching				
Rise Time, tR			35		ns
Fall Time, tF			30		ns
Setting Time ±1 LSB			50		ns

Note 1: Above $T_A = 25^\circ\text{C}$, derate based on $T_{JMAX} = 150^\circ\text{C}$ and $\theta_{JA} = 75^\circ\text{C/W}$.

Note 2: Unless otherwise noted, BLANK, SYNC, BURST GATE = 2V and SW is in NTSC position. All outputs are referenced to the +5V supply as shown in Figure 2a.

Typical Input and Output Waveforms



Application Notes (Refer to Figure 3)

SYNC, BLANK, and BURST GATE may be obtained from a sync generator IC similar to MM5320 or MM5321. For PAL operation, the H/2 square wave may be obtained by a ± 2 from horizontal sync.

All inputs are low-power TTL compatible. Because of the very low typical input currents, the color inputs may be paralleled in various combinations. For simple color requirements, the Figure 2a input connection may be used to produce the 6 primary and complementary colors listed in Table 1, along with black and white. To add complex colors such as those at the bottom of Table 1, all 9 input bits may be required separately. When choosing input codes for other colors, always check the new color against both light and dark backgrounds.

All outputs are referenced to the +5V supply for direct connection to the LM1889. The resistor on the luminance output pin 6 is used to sum the chroma subcarrier from the LM1889 and must be wired as tightly as possible to preserve the video bandwidth. For the addition of sound or a second RF channel, refer to the LM1889 data sheet.

TABLE 1. INPUT CODE EXAMPLES FOR COMMON COLORS

COLOR	INPUT CODE			
	RED	GREEN	BLUE	
Red	1 1 1	0 0 0	0 0 0	
Green	0 0 0	1 1 1	0 0 0	
Blue	0 0 0	0 0 0	1 1 1	
White	1 1 1	1 1 1	1 1 1	
Light Grey	1 0 1	1 0 1	1 0 1	
Dark Grey	0 1 0	0 1 0	0 1 0	
Black	0 0 0	0 0 0	0 0 0	
Primary				
Red	1 1 1	0 0 0	0 0 0	
Green	0 0 0	1 1 1	0 0 0	
Blue	0 0 0	0 0 0	1 1 1	
Complementary				
Cyan	0 0 0	1 1 1	1 1 1	
Magenta	1 1 1	0 0 0	1 1 1	
Yellow	1 1 1	1 1 1	0 0 0	
Brown	0 1 1	0 1 1	0 0 0	
Orange	1 1 1	1 0 0	0 0 0	
Flesh tone	1 1 1	1 1 0	1 0 1	
Pink	1 1 1	1 1 0	1 1 0	
Sky Blue	1 0 1	1 0 1	1 1 1	

Typical Application




FIGURE 3

Circuit Description (Refer to Figure 4)
The 3-bit red, green, and blue inputs go to identical 3-bit current-mode digital-to-analog converters (IDACs). Each DAC consists of three binary-weighted current sources controlled by diff-amp current switches. The DAC output currents are arbitrarily given a weighting factor of 0.59, which is the green coefficient in the luminance equation. Portions of the red and blue currents are split off, so that the remaining currents combined with the green current form the luminance current $I_Y = 0.3 I_R + 0.59 I_G + 0.11 I_B$. I_Y develops the luminance voltage V_Y across R_O in a summing amplifier referenced by the +5V supply. A current switch operated by pin 8 adds (-) sync pulses to the V_Y output at pin 6.

The portions of red and blue currents previously split off flow through resistors $R_O/0.29$ and $R_O/0.48$, which are weighted to form the red and blue voltages respectively. Since the opposite ends of the 2 resistors are connected to V_Y , the red and blue voltages across the resistors subtract from V_Y to develop the color difference voltages V_YR and V_YB . V_YB is coupled through a X.56 gain, 5V-referenced inverting amplifier to the B-Y output at pin 4. V_YR leads parallel inverting and non-inverting unity gain amplifiers which allow either polarity to be coupled to the R-Y output pin 3. Switching between the 2 amplifiers is controlled by a current switch activated by the H/2 pin 2. A (-) burst gate pulse on pin 1 controls current switches which add the burst pulse components to the B-Y and R-Y outputs.

The requirements for PAL and NTSC encoding in the areas of burst gate operation and R-Y and B-Y outputs are controlled via pin 2 as follows:

PAL, pin 2 tied by a half-line frequency wave—in this mode a PNP switch between +5V is held off continuously, which results in burst pulse components on the B-Y and R-Y outputs. The H/2 square wave causes output polarity to reverse every line, to the LM1889 chroma modulator this phase of the R-Y subcarrier to change (quiescent in PAL.)

NTSC, pin 2 tied through an external +12V—this turns on the PNP switch which eliminates the burst pulse on the B-Y and R-Y outputs. The H/2 square wave causes output polarity to reverse every line, to the LM1889 chroma modulator this phase of the R-Y subcarrier to change (quiescent in PAL.)

Blanking is activated by a low on pin 9, which turns off the DAC diff-amps, so that $I_Y = 0$ independent of the input states. When the Y, B-Y and R-Y outputs all go to +5V, a amplifier produces a 0 carrier reference pin 7 which is 25% above the peak white the Y output, relative to +5V.




FIGURE 4. LM1886 Equivalent Schematic


Audio, Radio and TV C

General Description

The LM1889 allows video information from VTR's, games, test equipment, or similar sources to be displayed on black and white or color TV receivers. When used with the MM57100 and MM53104, a complete TV game is formed.

- dc channel switching
- 12V to 18V supply operation
- Excellent oscillator stability
- Low intermodulation products
- 5 Vp-p chroma reference signal
- May be used to encode composite video

DC Test Circuit



Order Number LM1889N
See NS Package N18A

Supply Voltage V14, V16 max	19 Vdc
Power Dissipation Package (Note 1)	1330 mW
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	-55°C to +150°C
Chroma Osc Current I17 max	10 mAcd
V16-V15) max	±5 Vdc
V14-V10) max	7V
V14-V11) max	7V
Lead Temperature (Soldering, 10 seconds)	300°C

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
-----------	------------	-----	-----	-----	-------

Supply Current, IS		20	35	45	mA
Sound Oscillator, Current Change, ΔI_{IS}	Change V_A From 12.5V to 17.5V	0.3	0.6	0.9	mA
Chroma Oscillator Balance, V17		9.5	11.0	12.5	V
Chroma Modulator Balance, V13		7.0	7.4	7.8	V
R-Y Modulator Output Level, ΔV_{13}	SW 3, Pos. 2, Change SW 1 From Pos. 1 to Pos. 2	0.6	0.9	1.2	V
B-Y Modulator Output Level, ΔV_{13}	SW 3, Pos. 2, Change SW 2 From Pos. 1 to Pos. 2	0.6	0.9	1.2	V
Chroma Modulator Conversion Ratio, $\Delta V_{13}/\Delta V_3$	SW 3, Pos. 2, Change SW 0 From Pos. 1 to Pos. 2, Divide ΔV_{13} by ΔV_3	0.45	0.70	0.95	V/V
Ch. A Oscillator "OFF" Voltage, V8, V9	SW 4, Pos. 2	0.5	1.5	3.0	V
Ch. A Oscillator Current Level, I _g	V _B = 12V, V _C = 13V	2.5	3.5	5	mA
Ch. B Oscillator "OFF" Voltage, V6, V7		0.5	1.5	3.0	V
Ch. B Oscillator Current Level, I ₆	SW 4, Pos. 2, V _B = 12V, V _C = 13V	2.5	3.5	5	mA
Ch. A Modulator Conversion Ratio, $\Delta V_{11}/(V_{13} - V_{12})$	SW 1, SW 2, SW 3, Pos. 2, V _B = 12V, Change V _C From 13V to 11V For ΔV_{11} Divide By $V_{13} - V_{12}$	0.40	0.55	0.70	V/V
Ch. B Modulator Conversion Ratio, $\Delta V_{10}/(V_{13} - V_{12})$	All SW, Pos. 2, V _B = 12V, Change V _C From 13V to 11V Divide as Above	0.40	0.55	0.70	V/V


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
-----------	------------	-----	-----	-----	-------

Chroma Oscillator Output Level, V17	$C_{LOAD} \leq 20 \text{ pF}$	4	5		V/p-p
Sound Carrier Oscillator Level, V15	Loaded by RC Coupling Network	2	3	4	V/p-p
Ch. 3 RF Oscillator Level, V8, V9	Ch. Sw. Pos. 3, $f = 61.25 \text{ MHz}$, Use FET Probe	200	350		mV/p-p
Ch. 4 RF Oscillator Level, V6, V7	Ch. Sw. Pos. 4, $f = 67.25 \text{ MHz}$, Use FET Probe	200	350		mV/p-p


Note 1: For operation in ambient temperatures above 25 °C, the device must be derated based on a 150 °C maximum junction temperature and a thermal resistance of 90 °C/W junction to ambient.

PARAMETER	TYP	UNITS
-----------	-----	-------

Oscillator Supply Dependence Chroma, $I_o = 3.5799545 \text{ MHz}$ Sound Carrier, RF	3	H/V	RF Modulator Conversion Gain, $f = 61.25 \text{ MHz}$, VOUT/(VI-3-V12) 3.58 MHz Differential Gain Differential Phase 2.5 Vpp Video, 81.5% mod. Output Harmonics Below Carrier 2nd, 3rd 4th and above	10 5 3
Oscillator Temperature Dependence (IC Only) Chroma Sound Carrier RF	See Curves 0.05 -15 -50	ppm/°C ppm/°C ppm/°C		
Chroma Oscillator Output, Pin 17 TRISE, 10-90% FALL, 90-10% Duty Cycle (+) Half Cycle (-) Half Cycle RF Oscillator Maximum Operating Frequency (Temperature Stability Degraded)	30 20 30 51 49 100	m m m % % MHz	Input Impedances Chroma Modulator, Pins 2, 4 RF Modulator, Pin 12 Pin 13	500k/72 pF 1M/2 pF 250k/3.5 pF
Chroma Modulator ($f = 3.58 \text{ MHz}$) B-V Conversion Gain V13/(V4-V3) R-Y Conversion Gain V13/(V2-V3) Gain Balance Balance (dB)	0.6 0.6 ± 0.5	Vpp/V Vpp/V dB		
See Curve				



Typical Performance Characteristics



Circuit Description (Refer to Circuit Diagram)

The sound carrier oscillator is formed by differential amplifier Q3, Q4 operated with positive feedback from the pin 15 tank to the base of Q4.


The chroma oscillator consists of the inverting amplifier Q16, Q17 and Darlington emitter follower Q11, Q12. An external RC and crystal network, from pin 17 to pin 18 provides an additional 180 degrees phase lag back to the base of Q17 to produce oscillation at the crystal resonance frequency. (See ac test circuit).

The feedback signal from the crystal is split in a lead-lag network to pins 1 and 18, respectively, to generate the subcarrier reference signals for the chroma modulators. The R-Y modulator consists of multiplier devices Q29, Q30 and Q21-Q24, while the B-Y modulator consists of Q31, Q32 and Q25-Q28. The multiplier outputs are coupled through a balanced summing amplifier Q37, Q38 to the input of the RF modulators at pin 13. With 0 offset at the lower pairs of the multipliers, no chroma output is produced. However, when, either pin 2 or pin 4 is offset relative to pin 3 a subcarrier output current of the appropriate phase is produced at pin 13.


The channel B oscillator consists of devices Q56 and Q57 cross-coupled through level-shift zener diodes Q54 and Q55. A current regulator consisting of diodes Q39-Q43 is used to achieve good RF frequency stability over supply and temperature. The channel B modulator consists of multiplier devices Q58, Q59 and Q50-Q53. The top quad is coupled to the channel B tank through isolating devices Q48 and Q49. A dc offset between pins 12 and 13 offsets the lower pair to produce an output RF carrier at pin 10. That carrier is then modulated by both the chroma signal at pin 13 and the video and sound carrier signals at pin 12. The channel A modulator shares pin 12 and 13 buffers Q45 and Q44 with channel B and operates in an identical manner.

The current flowing through channel B oscillator diodes Q54, Q55 is turned around in Q60, Q61 and Q62 to source current for the channel B RF modulator. In the same manner, the channel A oscillator Q71-Q74 uses turn around Q77, Q78 and Q79 to source the channel A modulator. One oscillator at a time may be activated by connecting its tank to supply (see ac test circuit). The corresponding modulator is then activated by its current turn-around, and the other oscillator/modulator combination remains "OFF."

Circuit Diagram



TV Game Schematic



Applications Information

Subcarrier Oscillator

The oscillator is a crystal-controlled design to ensure the accuracy and stability required of the subcarrier frequency for use with television receivers. Lagged networks (R2C2 and C1R1) define a quadrature phase relationship between pins 1 and 18 at the subcarrier frequency of 3.579545 MHz. Other frequencies can be used and where high stability is not a requirement, the crystal can be replaced with a parallel resonant LC tank circuit—to provide a 2 MHz clock, for example. Note that since one of the chrominance modulators is internally connected to the feedback path of the oscillator, operation of the oscillator at other than the correct subcarrier frequency precludes chrominance modulation.

When an external subcarrier source is available or preferred, this can be used instead. For proper modulator operation, a subcarrier amplitude of 500 mVp-p is required at pins 1 and 18. If the quadrature phase shift networks shown in the application circuit are retained, about 1 Vp-p subcarrier injected at the junction of C1 and R2 is sufficient. The crystal C4 and R3 are eliminated and pin 17 provides a 5 Vp-p signal shifted +125° from the external reference.

Chrominance Modulation

The simplest method of chroma encoding is to define the quadrature phases provided at pins 1 and 18 as the color difference axes R-Y and B-Y. A signal at pin 2 (R-Y) will give a chrominance subcarrier output from the modulator with a relative phase of 90° compared to the subcarrier output produced by a signal at pin 4 (B-Y). The zero signal dc level of the R-Y and B-Y inputs will determine the bias level required at pin 3. For example, a pin 2 signal that is 1V positive with respect to pin 3 will give 0.6 Vp-p subcarrier at a relative phase of 90°. If pin 2 is 1V negative with respect to pin 3, the output is again 0.6 Vp-p, but with a relative phase of 270°. When a simultaneous signal exists at pin 4, the subcarrier output level and phase will be the vector sum of the quadrature components produced by pin 2 and 4 inputs. Clearly, with the modulation axes defined as above, a negative pulse on pin 4 during the burst gate period will produce the chrominance synchronizing "burst" with a phase of 180°. Both color difference signals must be dc coupled to the modulators and the zero signal dc level of both must be the same and within the common-mode range of the modulators.

The 0.6 Vp-p/Vdc conversion gain of the chrominance modulators is obtained with a 2 kΩ resistor connected at pin 13. Larger resistor values can be used to increase the gain, but capacitance at pin 13 will reduce the bandwidth. Notice that equal-bandwidth encoding of the color difference signals is implied as both modulator outputs are internally connected and summed into the same load resistor.

Sound Oscillator

Frequency modulation is achieved by using a 4.5 MHz tank circuit and deviating the center frequency via a capacitor or a varactor diode. Switching a 5 pF capacitor

to ground at an audio frequency rate will cause a 50 kHz deviation from 4.5 MHz. A 1N5447 diode biased -4V from pin 16 will give ±20 kHz deviation with a 1 Vp-p audio input. The coupling network to the video modulator input and the varactor diode bias must be included when the tank circuit is tuned to center frequency.

A good level for the RF sound carrier is between 2% and 20% of the picture carrier level. For example, if the peak video signal offset of pin 12 with respect to pin 13 is 3V, this corresponds to a 30 mVrms picture RF carrier. The source impedance at pin 12 is defined by the external 2 kΩ resistor and so a series network of 15 kΩ and 24 pF will give a sound carrier level at -32 dB to the picture carrier.

RF Modulation

Two RF channels are available, with carrier frequencies up to 100 MHz being determined by LC tank circuits at pins 6, 7, 8 and 9. The signal inputs (pins 12, 13) to both modulators are common, but removing the power supply from an RF oscillator tank circuit will also disable that modulator.

As with the chrominance modulators, it is the offset between the two signal input pins that determines the level of RF carrier output. Since one signal input (pin 13) is also internally connected to the chrominance modulators, the 2 kΩ load resistor at this point should be connected to a bias source within the common-mode input range of the video modulators. However, this bias source is independent of the chrominance modulator bias and where chrominance modulation is not used, the 2 kΩ resistor is eliminated and the bias source connected directly to pin 13.

To preserve the dc content of the video signal, amplitude modulation of the RF carrier is done in one direction only, with increasing video (toward peak white) decreasing the carrier level. This means the active composite video signal at pin 12 must be offset with respect to pin 13 and the sync pulse should produce the largest offset (i.e., the offset voltage of pin 12 with respect to pin 13 should have the same polarity as the sync pulses).

The largest video signal (peak white) should not be able to suppress the carrier completely, particularly if sound transmission is needed. For example, a signal with 1V sync amplitude and 2.5V peak white (2.5 Vp-p—negative polarity sync) and a black level at 5 Vdc will require a dc bias of 8V on pin 13 for correct modulation. A simple way of obtaining the required offset is to bias pin 13 at 4 × (sync amplitude) from the sync tip level at pin 12.

Composite Video Output

When both chrominance and luminance modulation is being done, a simple technique can be used to check the chrominance to luminance ratio before modulation on the RF carrier. This is shown in Figure 1 where the tank circuit of one RF oscillator has been replaced. Pin 8 is

Applications Information (Continued)

held one diode voltage drop below pin 9, thereby offsetting the upper rank of the modulator which now behaves as a cascade stage for the composite video signal. A 1.8 k Ω resistor at pin 11 gives a gain of about 0.5. If pin 11 is buffered by an external amplifier, composite video at 75 Ω can be made available for injection into the video stage of a TV receiver. Putting the diode D1 in series with pin 9 will reverse the video polarity.

Split Power Supplies

The LM1889 is designed to operate over a wide range of supply voltages so that much of the time it can utilize the signal source power supplies. An example of this is shown in Figure 2 where the composite video signal from a character generator is modulated onto an RF carrier for display on a conventional home TV receiver. The LM1889 is biased between the -12V and +5V supplies and pin 13 is put at ground. A 9.1 k Ω resistor from pin 12 to -12V dc offsets the video input signal

(which has sync tips at ground) to establish the proper modulation depth — $R1/R2 = V/N/12 \times 0.875$. This design is for monochrome transmission and features an extremely low external parts count.

Frequently, the use of split power supplies will make matching the LM1889 to available signal generator outputs a simple process. Figure 3a shows the LM1889 configured to accept the composite video patterns available from a Tektronix Type 144 generator that has black level at ground and negative polarity sync. In this application the oscillator amplifier is used to provide a gain of two and a 10 k Ω pot adjusts the over-all dc level of the amplified signal. Since the generator does not conveniently provide the required supply voltages, a circuit is shown in Figure 3b that will split 15V into +5V and -10V. An advantage is that the supplies will track with the 15V source. However, once the modulation depth has been set, the supply voltage should be stabilized. The power supply "splitter" is set by the resistor connected to pin 1 of the LM380.




FIGURE 1. Luminance and Chrominance Encoding Composite Video or RF Output

Applications Information (Continued)




FIGURE 2. Low-Cost Monochrome Modulator for Character Generator Display




FIGURE 3a. dc Coupled Modulator for NTSC Pattern Generators




FIGURE 3b. Tracking Split Power Supply