

123 Dual Retriggerable One Shots with Clear

Truth Table

123, L123A

Inputs			Outputs	
A	B	CLR	Q	$\bar{Q}$
H	X	H	L	H
X	L	H	L	H
L	$\uparrow$	H	$\uparrow$	$\downarrow$
$\downarrow$	H	H	$\downarrow$	$\uparrow$
X	X	L	L	H

Truth Table

LS123

Inputs			Outputs	
Clear	A	B	Q	$\bar{Q}$
L	X	X	L	H
X	H	X	L	H
X	X	L	L	H
H	L	$\uparrow$	$\uparrow$	$\downarrow$
H	$\downarrow$	H	$\downarrow$	$\uparrow$
$\uparrow$	L	H	$\uparrow$	$\downarrow$

See page 5-46

125 TRI-STATE® Quad Buffers


Truth Table

Inputs		Output
A	C	Y
H	L	H
L	L	L
X	H	Hi-Z

Y = A


See page 5-48

Notes: $\square$ = one high-level pulse, $\sqcap$ = one low-level pulse.
 An external timing capacitor may be connected between C_{EXT} and R_{EXT}/C_{EXT} (positive).
 For accurate repeatable pulse widths, connect an external resistor between R_{EXT}/C_{EXT} and V_{CC}.
 To obtain variable pulse widths, connect external variable resistance between R_{EXT}/C_{EXT} and V_{CC}.




54123 (J,W)
54L123A (J,W)

74123 (N)
74L123A (N)



54LS123 (J,W); 74LS123 (N)



54125 (J,W)
54LS125A (J,W)


74125 (N)
74LS125A (N)



Quad 2- To 1-Line Data Selectors/Multiplexers

157 Noninverted data outputs

158 Inverted data outputs



54157 (J,W)	74157 (N)
54L157A (J,W)	74L157A (N)
54LS157 (J,W)	74LS157 (N)
54S157 (J,W)	74S157 (N)
54LS158 (J,W)	74LS158 (N)
54S158 (J,W)	74S158 (N)

See page 6-78


Synchronous 4-Bit Counters

160 Decade, direct clear

161 Binary, direct clear

162 Decade, synchronous clear

163 Binary, synchronous clear




54160A (J,W)	74160A (N)
54LS160A (J,W)	74LS160A (N)
54S160 (J,W)	74S160 (N)
54161A (J,W)	74161A (N)
54LS161A (J,W)	74LS161A (N)
54S161 (J,W)	74S161 (N)
54162A (J,W)	74162A (N)
54LS162A (J,W)	74LS162A (N)
54S162 (J,W)	74S162 (N)
54163A (J,W)	74163A (N)
54LS163A (J,W)	74LS163A (N)
54S163 (J,W)	74S163 (N)

See page 6-82

Quad 2- To 1-Line Data Selectors/Multiplexers

157 Noninverted data outputs

158 Inverted data outputs



54157 (J,W)
54L157A (J,W)
54LS157 (J,W)
54S157 (J,W)
54LS158 (J,W)
54S158 (J,W)

74157 (N)
74L157A (N)
74LS157 (N)
74S157 (N)
74LS158 (N)
74S158 (N)

See page 6-78


Synchronous 4-Bit Counters

160 Decade, direct clear

161 Binary, direct clear

162 Decade, synchronous clear

163 Binary, synchronous clear




54160A (J,W)
54LS160A (J,W)
54S160 (J,W)
54161A (J,W)
54LS161A (J,W)
54S161 (J,W)
54162A (J,W)
54LS162A (J,W)
54S162 (J,W)
54163A (J,W)
54LS163A (J,W)
54S163 (J,W)

74160A (N)
74LS160A (N)
74S160 (N)
74161A (N)
74LS161A (N)
74S161 (N)
74162A (N)
74LS162A (N)
74S162 (N)
74163A (N)
74LS163A (N)
74S163 (N)


See page 6-82

Logic Diagrams


157, L157A




LS157




LS158



S157



S158






Synchronous Up/Down Dual Clock Counters

192 BCD with clear

193 Binary with clear



54192 (J,W)
54L192 (J,W)
54LS192 (J,W)
54193 (J,W)
54L193 (J,W)
54LS193 (J,W)

74192 (N)
74L192 (N)
74LS192 (N)
74193 (N)
74L193 (N)
74LS193 (N)

See page 6-161

4-Bit Bidirectional Universal Shift Registers

194

Truth Table

Inputs				Outputs			
Clear	Mode		Clock	Serial		Parallel	
	S1	S2		Left	Right	A	B
L	X	X	X	X	X	X	X
H	X	X	L	X	X	X	X
H	H	H	↑	X	X	a	b
H	L	H	↑	X	H	X	X
H	L	H	↑	X	L	X	X
H	H	L	↑	H	X	X	X
H	H	L	↑	L	X	X	X
H	L	L	X	X	X	X	X

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)

↑ = transition from low to high level

a, b, c, d = the level of steady-state input at inputs

A, B, C, or D, respectively.

QA0, QB0, QC0, QD0 = the level of QA, QB, QC,


or QD, respectively, before the indicated steady-

state input conditions were established.

QA_n, QB_n, QC_n, QD_n = the level of QA, QB, QC,

respectively, before the most-recent ↑ transition of

the clock.




54194 (J,W)
54LS194A (J,W)
54S194 (J,W)

74194 (N)
74LS194A (N)
74S194 (N)

See page 6-169


Logic Diagrams (Continued)

193, L193, LS193



Quadruple BUS Transceivers


242 Inverted TRI-STATE® Outputs



See page 5-57

Quadruple Bus Transceivers


243 Noninverted TRI-STATE Outputs



See page 5-57

Octal Buffers/Line Drivers/Line Receivers


244 Noninverted TRI-STATE Outputs



See page 5-53




Octal Bus Tranceivers

245 Noninverted TRI-STATE® Outputs

54LS245 (J); 74LS245 (N)

See page 5-60


BCD-to-Seven-Segment Decoders/Drivers

247 Active-Low, Open-Collector, 15-V Outputs


54LS247 (J,W); 74LS247 (N)

See page 6-184

BCD-to-Seven-Segment Decoders/Drivers

248 Internal Pull-Up Outputs**249** Open-Collector Outputs54LS248 (J,W)
54LS249 (J,W)74LS248 (N)
74LS249 (N)

See page 6-184



- The 2732 has a standby mode which reduces the power dissipation without increasing access time. The maximum active current is 150mA, while the maximum standby current is only 35mA, a 75% savings. The standby mode is achieved by applying a TTL-high signal to the $\overline{CE}$ input.

The block diagram illustrates the architecture of the 32768-BIT CELL MATRIX. It features a central 32,768-BIT CELL MATRIX block. Above this block is a Y-DECODER, which is connected to an OE AND CE LOGIC block. The OE AND CE LOGIC block has inputs for OE and CE and outputs to the Y-DECODER and OUTPUT BUFFERS. The Y-DECODER block has inputs for A0-A11 ADDRESS INPUTS and outputs to the 32,768-BIT CELL MATRIX. The 32,768-BIT CELL MATRIX has outputs to the OUTPUT BUFFERS. The OUTPUT BUFFERS block has outputs for DATA OUTPUTS Q0-Q7. Power supply connections are shown at the top: VCC, GND, and Vpp.

PROGRAMMING

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions Section.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	-10°C to +80°C
Storage Temperature	-65°C to +125°C
All Input or Output Voltages with Respect to Ground	+6V to -0.3V

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS




$T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5V \pm 5\%$

READ OPERATION

Symbol	Parameter	Limits			Unit	Conditions
		Min.	Typ. ⁽¹⁾	Max.		
I_{LH1}	Input Load Current (except $\overline{OE}/V_{PP}$)			10	μA	$V_{IN} = 5.25V$
I_{LI2}	$\overline{OE}/V_{PP}$ Input Load Current			10	μA	$V_{IN} = 5.25V$
I_{LO}	Output Leakage Current			10	μA	$V_{OUT} = 5.25V$
I_{CC1}	V_{CC} Current (Standby)		15	35	mA	$\overline{CE} = V_{IH}$, $\overline{OE} = V_{IL}$
I_{CC2}	V_{CC} Current (Active)		85	150	mA	$\overline{OE} = \overline{CE} = V_{IL}$
V_{IL}	Input Low Voltage	-0.1		0.8	V	
V_{IH}	Input High Voltage	2.0		$V_{CC}+1$	V	
V_{OL}	Output Low Voltage			0.45	V	$I_{OL} = 2.1\text{mA}$
V_{OH}	Output High Voltage	2.4			V	$I_{OH} = -400\mu\text{A}$

Note: 1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltages.

TYPICAL CHARACTERISTICS



A.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = +5\text{V} \pm 5\%$


Symbol	Parameter	2732-4 Limits (ns)		2732 Limits (ns)		2732-6 Limits (ns)		Test Conditions
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{ACC}	Address to Output Delay		390		450		550	$\overline{CE} = \overline{OE} = V_{IL}$
t_{CE}	$\overline{CE}$ to Output Delay		390		450		550	$\overline{OE} = V_{IL}$
t_{OE}	Output Enable to Output Delay		120		120		120	$\overline{CE} = V_{IL}$
t_{DF}	Output Enable High to Output Float	0	100	0	100	0	100	$\overline{CE} = V_{IL}$
t_{OH}	Output Hold from Addresses, $\overline{CE}$ or $\overline{OE}$, Whichever Occurred First	0		0		0		$\overline{CE} = \overline{OE} = V_{IL}$

CAPACITANCE [1] $T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$

Symbol	Parameter	Typ.	Max.	Unit	Conditions
C_{IN1}	Input Capacitance Except $\overline{OE}/V_{PP}$	4	6	pF	$V_{IN} = 0\text{V}$
C_{IN2}	$\overline{OE}/V_{PP}$ Input Capacitance		20	pF	$V_{IN} = 0\text{V}$
C_{OUT}	Output Capacitance		12	pF	$V_{OUT} = 0\text{V}$

A.C. TEST CONDITIONS

Output Load: 1 TTL gate and $C_L = 100\text{pF}$
 Input Rise and Fall Times: $\leq 20\text{ns}$
 Input Pulse Levels: 0.8V to 2.2V
 Timing Measurement Reference Level:
 Inputs 1V and 2V
 Outputs 0.8V and 2V

A.C. WAVEFORMS [2]**NOTES:**

1. THIS PARAMETER IS ONLY SAMPLED AND IS NOT 100% TESTED.
2. ALL TIMES SHOWN IN PARENTHESES ARE MINIMUM TIMES AND ARE NSEC UNLESS OTHERWISE SPECIFIED.
3. $\overline{OE}$ MAY BE DELAYED UP TO $t_{ACC} - t_{OE}$ AFTER THE FALLING EDGE OF $\overline{CE}$ WITHOUT IMPACT ON t_{ACC} .
4. t_{DF} IS SPECIFIED FROM $\overline{OE}$ OR $\overline{CE}$, WHICHEVER OCCURS FIRST.

ERASURE CHARACTERISTICS

The erasure characteristics of the 2732 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms ($\text{\AA}$). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000 $\text{\AA}$ range. Data show that constant exposure to room level fluorescent lighting could erase the typical 2732 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 2732 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 2732 window to prevent unintentional erasure.

The recommended erasure procedure (see Data Catalog) for the 2732 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms ($\text{\AA}$). The integrated dose (i.e., UV intensity $\times$ exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 $\mu\text{W}/\text{cm}^2$ power rating. The 2732 should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

DEVICE OPERATION

The five modes of operation of the 2732 are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for $\overline{\text{OE}}/\text{V}_{\text{PP}}$ during programming. In the program mode the $\overline{\text{OE}}/\text{V}_{\text{PP}}$ input is pulsed from a TTL level to 25V.

TABLE 1. Mode Selection

MODE	PINS	$\overline{\text{CE}}$ (18)	$\overline{\text{OE}}/\text{V}_{\text{PP}}$ (20)	V_{CC} (24)	OUTPUTS (9-11, 13-17)
Read		V_{IL}	V_{IL}	+5	DOUT
Standby		V_{IH}	Don't Care	+5	High Z
Program		V_{IL}	V_{PP}	+5	DIN
Program Verify		V_{IL}	V_{IL}	+5	DOUT
Program Inhibit		V_{IH}	V_{PP}	+5	High Z

Read Mode

The 2732 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is available at the outputs 120ns (t_{OE}) after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least $t_{\text{ACC}} - t_{\text{OE}}$.

Standby Mode

The 2732 has a standby mode which reduces the active power current by 75%, from 150mA to 35mA. The 2732 is placed in the standby mode by applying a TTL high signal to the $\overline{\text{CE}}$ input. When in standby mode, the out-

puts are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

Because EPROMs are usually used in larger memory arrays, Intel has provided a 2 line control function that accommodates this use of multiple memory connections. The two line control function allows for:

- the lowest possible memory power dissipation, and
- complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that $\overline{\text{CE}}$ (pin 18) be decoded and used as the primary device selecting function, while $\overline{\text{OE}}$ (pin 20) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

PROGRAMMING (See Programming Instruction Section for Waveforms.)

Initially, and after each erasure, all bits of the 2732 are in the "1" state. Data is introduced by selectively programming "0"s into the desired bit locations. Although only "0"s will be programmed, both "1"s and "0"s can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 2732 is in the programming mode when the $\overline{\text{OE}}/\text{V}_{\text{PP}}$ input is at 25V. It is required that a 0.1 μF capacitor be placed across $\overline{\text{OE}}/\text{V}_{\text{PP}}$ and ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, a 50nsec, active low, TTL program pulse is applied to the $\overline{\text{CE}}$ input. A program pulse must be applied at each address location to be programmed. You can program any location at any time — either individually, sequentially, or at random. The program pulse has a maximum width of 55msec. The 2732 must not be programmed with a DC signal applied to the $\overline{\text{CE}}$ input.

Programming of multiple 2732s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 2732s may be connected together when they are programmed with the same data. A low level TTL pulse applied to the $\overline{\text{CE}}$ input programs the paralleled 2732s.

Program Inhibit

Programming of multiple 2732s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}$, all like inputs (including $\overline{\text{OE}}$) of the parallel 2732s may be common. A TTL level program pulse applied to a 2732's $\overline{\text{CE}}$ input with $\overline{\text{OE}}/\text{V}_{\text{PP}}$ at 25V will program that 2732. A high level $\overline{\text{CE}}$ input inhibits the other 2732s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with $\overline{\text{OE}}/\text{V}_{\text{PP}}$ and $\overline{\text{CE}}$ at V_{IL} . Data should be verified too after the falling edge of $\overline{\text{CE}}$.