

DACK								MA				REG	END (HEX)
0	1	2	3	4	5	6	7	3	2	1	0		
0	1	1	1	0	1	1	1	0	1	1	1	7	087
1	0	1	1	0	1	1	1	0	0	1	1	3	083
1	0	0	1	0	1	1	1	0	0	0	1	1	081
1	1	1	0	0	1	1	1	0	0	1	0	2	082
1	1	1	1	1	0	1	1	1	0	1	1	B	08B
1	1	1	1	1	1	0	1	1	0	0	1	9	089
1	1	1	1	1	1	1	0	1	0	1	0	A	08A
1	1	1	1	1	1	1	1	1	1	1	1	F	08F


DACK 4 → INDICA SE O CANAL ATIVO PERTENCE AO DMA 1 OU DMA 2


$$\begin{aligned} \text{DMA CLK} &\rightarrow 3\text{MHz} \rightarrow 333\text{ ns} \xrightarrow{\times 5} 1,66\text{ }\mu\text{s} \\ &4\text{MHz} \rightarrow 250\text{ ns} \rightarrow 1,25\text{ }\mu\text{s} \end{aligned}$$

$$\begin{aligned} \text{CPU (4wait)} &\rightarrow & (6\text{MHz}) & (8\text{MHz}) \\ (\text{transf. } 8 \rightarrow 8) &\rightarrow 1\text{ }\mu\text{s} & 750\text{ ns} \end{aligned}$$


$$10\text{wait} \rightarrow \text{transf. } 16 \rightarrow 8 \rightarrow 2\text{ }\mu\text{s} \rightarrow 1,5\text{ }\mu\text{s}$$

$$\begin{aligned} 1\text{wait} &\rightarrow \text{" } 16 \rightarrow 16 \rightarrow 500\text{ ns} \rightarrow 375\text{ ns.} \\ &8 \rightarrow 16 \end{aligned}$$







CICLO DE DMA ($\overline{DMAEN} = 0$)



PSL 16 L8-1-CE40 (Controle do Bus)



PAL 16L8-A - CC40 (Controle do Bus)



TOTAL AVE $\rightarrow$ TAVE

VALE $\rightarrow$ VIRTUAL AVE