

FIGURE 6. XTAL OSCILLATOR CIRCUITS FOR THE 44 PIN PLCC

COMMAND PARAMETERS

of the command may also be a multibyte transfer back to the processor. The commands consist of three phases: Command phase, Execution phase, and the Result The WD37C65/A/B is capable of performing 15 different commands. Each command is initiated by a multibyte transfer from the processor. The results after execution phase.

Command phase - The Floppy Disk Controller (FDC) from the processor. to perform a particular operation receives all information required

Execution phase – The FDC performs the operation it was instructed to do.

Result phase After completion of the operation, information are made available to status and other housekeeping

Table 10 lists the 15 WD37C65/A/B commands. the processor.

TABLE 10, WD37C65/A/B COMMANDS

SENSE DRIVE STATUS SENSE INTERRUPT STATUS SCAN LOW OR EQUAL SCAN EQUAL FORMAT A TRACK READ DELETED DATA READ DATA READ A TRACK WRITE DELETED DATA WRITE DATA RECALIBRATE

mands require nine command bytes and return seven bytes during the result phase. The "W" to the left of each byte indicates a command phase byte to be written. An "A" indicates a result byte. parameters and results for each command. Most com-Tables 11 through 25 are presented to show the required

TABLE 11. READ DATA

 execution. Sector ID information after command execution. 					ת ת נת נת נת	
→ Status information after command			STO		נביו	RESULTS
system.						
Data transfer between FDD and main						EXECUTION
Sector ID information prior to command execution. The four bytes are compared against header on floppy disk.		X HS US I US		**************************************	* * * * * * * * * *	CONTRICTION
REMARKS	D1 D0	D3 D2 D1 D0		D7 D6 D5 D4	1	PHASE
				3	NO OX	יאטרר ווי חבאט טאוא

TABLE 12. READ DELETED DATA

Sector ID information after command execution.	A A A A A A A A A A A A A A A A A A A	
Status information after command execution.		RESULTS R R R
Data transfer between FDD and main system.		EXECUTION
against header on floppy disk.	^	<<<<<
US1 US0 US1 US0 Sector ID information prior to command execution. The four bytes are compared	MT MF SK 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	COMMAND W
REMARKS	07 D6 D5 D4 D3 D2 D1 D0	PHASE R/W

TABLE 13. WRITE DATA

	A	ת נכ	
execution.	<u> </u>	מכ	
Sector ID information after command	^	מכ	
		20	
execution.	↑ ST1 →	 CC	
Status information after command	◆	— СС	RESULTS
system.		-	
Data transfer between FDD and main			EXECUTION
	<>	8	
	<	€	
	€0T	٤	
	V	VV.	
against header on floppy disk.	←	8	
execution. The four bytes are compared	<	8	
> Sector iD information prior to command	←	*	
	XI XI I XI HS USI US	\{	
Command Codes	MT MF 0 0 0 1 0 1	8	COMMAND
REMARKS	D7 D6 D5 D4 D3 D2 D1 D0	R/W	PHASE

TABLE 14. WRITE DELETED DATA

EOT — Sala transfer between FDD and main system. STD Status information after command execution. ST2 Sector ID information after command execution. N Secution.	execution.	,						-		
	execution. Sector ID information after command				-ST2-			$\uparrow\uparrow\uparrow\uparrow\uparrow\uparrow$	ת כת כת כת כת	
	Status information after command	\ \			-STO-			1	20	RESULTS
	Data transfer between FDD and main system.									EXECUTION
1 0 0 1 Command Co X HS US1 US0 Sector ID info H	Command Codes Sector ID information prior to command execution. The four bytes are compared against header on floppy disk.	100 1 1 USO 1	US US	<u>×-</u>		×o ×o	**************************************	^ ^ ^ ^ ^ ^ ^ × š	\$\$\$\$\$\$\$\$ \$	COMMAND
D7 D6 D5 D4 D3 D2 D1 D0 . REMARKS	REMARKS	00)2 D	D3 C		05 D4	D6 1	07	R/W	PHASE

TABLE 15. READ A TRACK

RESULTS	EXECUTION	05	COMMAND	PHASE
ב ככ ככ ככ ככ ככ ככ		\$ \$\$\$\$	€ € € €	R/W
<	<u></u> ←		0 0 1 X HS US1 US	D7 D6 D5 D4 D3 D2 D1 D0
Status information after command execution. Sector ID information after command execution.	Data transfer between FDD and main system. FDD reads all data fields from index hole to EOT.	execution.		REMARKS

TABLE 16. READ ID

	RESULTS	EXEC	COMMAND	77
	IS	EXECUTION	AND	PHASE
ב כב כב כב כב	מכעב		€ €	H/W D7 D6 D5 D4
$\uparrow \uparrow \uparrow \uparrow \uparrow \uparrow$	11		×o	70
			X MF	06
			X X X X	05
			×o	04
ST2	-510			
			×	D3
			HS O	D2
			US1	9
$\downarrow\downarrow\downarrow\downarrow\downarrow$	$\downarrow\downarrow$		1 0 1 0 X HS US1 US0	D3 D2 D1 D0
Sector ID information read during Execution Phase from floppy disk.	 Status information after command execution. 	The first correct ID information on the cylinder is stored in Data Register.	0 Command Codes	REMARKS

TABLE 17. FORMAT A TRACK

RESULTS	EXECUTION	COMMAND	PHASE
ב כב כב כב כב כב		\$ \$\$\$\$\$	R/W
ST0 ST1		O MF	D7 D6 D5 D4 · D3 D2 D1 D0
Status information after command execution. In this case, the ID information has no meaning.	Floppy Disk Controller (FDC) formats an entire track.	Command Codes Bytes/Sector Sectors/Track Gap 3 Filler Byte	REMARKS

TABLE 18. SCAN EQUAL

		RESULTS	EXECUTION	COMMAND	FIAGE
_		ري دن	TION	. AND	_
ת	עתת	מעת		*****	R/W
1	$\uparrow \uparrow \uparrow$	$\uparrow \uparrow \uparrow$		1 1 1 1 1 1 N	07 [
-				MT WE SK	D7 D6 D5 D4
					5 D4
Z	H C	-ST0-		-GPLGPLSTP	
-				×o	D3 [
				0 0 0 1 X HS US1 US0	D3 D2 D1 D0
1				US0 1	DO
	Sector ID information after command execution.	Status information after command execution.	Data compared between the FDD and main system.	Command Codes Sector ID information prior to command execution.	AEMARKS

TABLE 19. SCAN LOW OR EQUAL

 Status information after command execution. Sector ID information after command execution. 				-ST0-ST1-ST1-ST2-ST2-R-H-H-R-H-R-H-R-H-R-H-R-H-R-H-R-H-R-H-				מממממממ	RESULTS
Data compared between the FDD and main system.									EXECUTION
Command Codes Sector ID information prior to command execution.	0 1 US1 US0	1 0 0 1 X HS US1 US0	<u>× -</u>	-STPSTP		MT MF SK X X	$\uparrow \uparrow $	\$\$\$\$\$\$\$ \$	COMMAND
REMARKS	D0	D3 D2 D1 D0	D3 [04	D7 D6 D5 D4	D7	R/W	PHASE

TABLE 20. SCAN HIGH OR EQUAL

RESULTS	EXECUTION			COMMAND
		\$ \$\$	\$ \$ \$	¥ ₹ ₹ ₩
N. N		<	<u> </u>	D7 D6 D5 D4 MT MF SK 1 X X X X
		-EOT	Z	D3 D2 D1 D0 1 1 0 1 X HS US1 US0 C
Status information after command execution. Sector ID information after command execution.	Data compared between the FDD and main system.		execution.	D REMARKS 1 Command Codes 20 Sector ID information prior to command

TABLE 21. REÇALIBRATE*

Head retracted to Track zero.										EXECUTION
	0/US1/US0	USI	0	×	×	X X X	×	×	\$	
1 Command Codes	_		_	0	0	0	0	0	\$	COMMAND
REMARKS	00	ā	D2	D3	 04	D5	D6	D7	R/W D7 D6 D5 D4 D3 D2 D1 D0	PHASE

* The WD37C65/A issues 255 step pulses as opposed to 77 for the NEC765. The WD37C65B issues 77 step pulses, the same as the NEC765.

TABLE 22. SENSE INTERRUPT STATUS

cita of occasion.	,								1	:	
and of seek operation	,				POS.				1	D	
סימימס ווויסוווימוויסיו מססמי מופי סס מי מופי	,				5				1	:	
Status information about the EDC at the	,				STN.				١	מ	BESHIES
0 0 Command Codes	0	0	0	1		0 0 0 0	0	0	0	\$	COMMAND
REMARKS	D3 D2 D1 D0	므	D2	D3		04	50	90	D7	R/W D7 D6 D5 D4	PHASE

TABLE 23. SPECIFY

		COMMAND	PHASE
8	\$	\$	R/W D7 D6 D5 D4
1	1	0	D7
	^SRT—	0	90
금		0 0 0	D5
11		0	D4
	*		
		0	D3
		0	D3 D2 D1 D0
	묻		01
ON	HUT-V		00
	The second of the second secon	Command Codes	REMASKS

TABLE 24. SENSE DRIVE STATUS

> Status information about the FDC.	V				ST3				1	В	RESULTS
	X HS US1 US0	US1	SH	×	-	×	X X X X	×	×	\$	
0 Command Codes	0	0		0		0	0	0	0	8	COMMAND
REMARKS	D3 D2 D1 D0	9	02	D3		D4	D5	D6	D 7	R/W D7 D6 D5 D4	PHASE

TABLE 25. SEEK

Head is positioned over proper cylinder on the diskette.			1.4								EXECUTION
	V 0		1		NCN	:	2	2	1	€:	
Command Codes	<u> </u>	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	5	<		<0	(0	(0	<0	€ €	COMMAND
REMARKS	00	2	D2	D3 D2 D1 D0		D4	D5	D6	D7	R/W D7 D8 D5 D4	PHASE

Table 26 defines, in alphabetical order, the symbols used in Command Tables 11 through 25.

TABLE 26. COMMAND SYMBOL DESCRIPTIONS

SYMBOL	NAME	DESCRIPTION
AO	ADDRESS LINE 0	A0 controls selection of Main Status Register (A0-0) or Data Register (A0-1).
ဂ	CYLINDER NUMBER	C stands for the current/selected cylinder (track) numbers 0 through 255 of the medium.
0	DATA	D stands for the data pattern which is going to be written into a sector.
D7 - D0	DATA BUS	8-bit DATA BUS, where D7 stands for a most significant bit, and D0 stands for a least significant bit.
סזר	DATA LENGTH	When N is defined as 00, DTL stands for the DATA LENGTH which users are going to read out or write into the sector.

TABLE 26. COMMAND SYMBOL DESCRIPTIONS (cont.)

SYMBOL	NAME	DESCRIPTION
EOT	END OF TRACK	EOT stands for the final sector number on a cylinder. During Read or
		Write operations, FDC will stop data transfer after a sector number equal to ${\sf EOT}.$
GPL	GAP LENGTH	GPL stands for the length of Gap 3. During the FORMAT Command it determines the size of Gap 3.
I	HEAD ADDRESS	H stands for head number 0 or 1, as specified in the ID field
HCI	HEAD LOAD TIME	HLT stands for the HEAD LOAD TIME in FDD (2 to 254ms in 2ms increments).
SH	HEAD SELECT	HS stands for a selected head number 0 or 1 and controls the polarity of pin 25 (in 40 pin DIP) or pin 28 (in 44 pin PLCO).
HUT	HEAD UNLOAD TIME	HUT stands for the HEAD UNLOAD TIME after a Read or Write operation has occurred (16 to 240ms in 16ms increments).
ME	FM or MFM	If MF is low, FM mode is selected. If it is high, MFM mode is selected
МТ	MULTITRACK	If MT is high, a MULTITRACK operation is performed. If MT-1 after finishing Read/Write operation on side 0, FDC will automatically start searching for sector 1 on side 1.
z	NUMBER	N stands for the NUMBER of data bytes written in a sector.
NCN	NEW CYLINDER	NCN stands for a NEW CYLINDER NUMBER which is going to be reached as a result of the Seek operation. Desired position of head.
ND	NON-DMA MODE	ND stands for operation in the NON-DMA MODE
PCN	PRESENT CYLINDER	PCN stands for the cylinder number at the completion of the SENSE INTERRUPT STATUS Command. Position of head at present time.
סכ	RECORD	R stands for the sector number which will be read or written.
R/W	READ/WRITE	R/W stands for either READ or WRITE signal
SC	SECTOR	SC indicates the number of sectors per cylinder
SK	SKIP	SK stands for SKIP Deleted Data Address mark.
SRT	STEP RATE TIME	SRT stands for the Stepping Rate for the FDD increments) Stepping Rate applies to all drives
		format, F(Hex)=1ms, E(Hex)=2ms, etc.
STO ST1	STATUS 0 STATUS 1	STO - 3 stands for one of four registers which store the STATUS information after a command has been executed. This information
ST2	STATUS 2	is available during the result phase after command.
		(selected by A0-a)). STO – 3 may be read only after a command has been executed and contains information relevant to that particular command.
STP	•	During a SCAN operation, if STP=1, the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA); if STP=2, then alternate sectors are read and compared.
US0.US1		US stands for a selected drive; binary encoded, 1 of 4.

COMMAND DESCRIPTIONS

Read Data

A set of nine byte words are required to place the FDC into the Read Data Mode. After the Read Data command has been issued, the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify Command), and begins reading ID Address Marks and ID fields. When the current sector number ("R") stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC

outputs data (from the data field) byte-to-byte to the main system via the data bus.

After completion of the read operation from the current sector, the Sector Number is incremented by one, and the data from the next sector is read and output on the data bus. This continuous read function is called a "Multisector Read Operation." The Read Data Command

may be terminated by, the receipt of a Terminal Count signal. TC should be issued at the same time that the DACK for the last byte of data is sent. Upon receipt of this signal, the FDC stops outputting data to the processor, but will continue to read data from the current sector, check CRC (Cyclic Redundancy Count) bytes, and then at the end of the sector terminate the Read Data command. The amount of data which can be handled with a single command to the FDC depends upon MT (multitrack), MF (MFM/FM), and N (number of bytes/sector). Table 27 lists the Transfer Capacity.

TABLE 27. TRANSFER CAPACITY

Multi-	MFM/	Bytes	Maximum Transfer Capacity	y Final Sector
Track	M	Sector	(Bytes/Sector)	Read from
×	MF	z	(Number of Sectors)	Diskettes
0	0	00	(128) (26) - 3,328	26 at Side 0
0	-	01	(256) (26) - 6,656	or 26 at Side 1
-	0	8	(128) (52) - 6.656	06 of 6:45 t
4	-	01	•	1 and 19 07
0	0	2	(256) (15) - 3.840	15 at Side 0
0		02		or 15 at Side 1
-	0	2	(256) (30) - 7,680	15 at Cida 1
-	-	02	(512) (30) - 15.360	ו מוני ומיני
0	0	02	(512) (8) - 4,096	8 at Side 0
0	-	03		or 8 at Side 1
-	0	02	(512) (16) - 8,192	9 at Cida 1
-	_	ဒ	•	ס מו טונים ו

The "multi-track" function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data will be transferred starting at Sector 1, Side 0 and completing at Sector L, Side 1 (Sector L = last sector on the side). Note, this function pertains to only one cylinder (the same track) on each side of the diskette. When N = 0, then DTL defines the data length which the FDC must treat as a sector. If DTL is smaller than the actual data length in a sector, the data beyond DTL in the sector is not sent to the Data Bus. The FDC reads (internally) the complete sector performing the CRC check, and depending upon the manner of command termination, may perform a Multi-Sector Read operation. When N is non-zero, then DTL has no meaning and should be set to FF hexidecimal.

At the completion of the Read Data command, the head is not unloaded until after Head Unload Time Interval (specified in the Specify command) has etapsed. If the processor issues another command before the head unloads, then the head settling time may be saved between subsequent reads. This time out is particularly valuable when a diskette is copied from one drive to another.

If the FDC detects the Index Hole twice without finding the right sector, (indicated in 'R'), then the FDC sets the ND (No Data) flag in Status Register 1 to a 1 (high), and terminates the Read Data command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

Error) flag in Status Register 1 to 1 (high). If a CRC

FDC checks the CRC bytes. If a read error is detected (incorrect CRC in ID field), the FDC sets the DE (Data After reading the ID and Data Fields in each sector, the

error occurs in the Data Field, the FIOC also sets the DD (Data Error in Data Field) flag in Status Register 2 to a 1 (high), and terminates the Read Data command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

If the FDC reads a Deleted Data Address Mark off the diskette, and the SK bit (bit D5 in the first Command Word) is not set (SK – 0), then the FDC sets the CM (Control Mark) flag in Status Register 2 to a 1 (high), and terminates the Read Data command, after reading all the data in the sector. If SK – 1, the FDC skips the sector with the Deleted Data Address Mark and reads the next sector. The CRC bits in the deleted data field are not checked when SK – 1.

During disk data transfers between the FDC and the processor, via the data bus, the FDC must be serviced by the processor every 27 µs in the FM mode, and every 13 µs in the MFM mode, or the FDC sets the OR (Overun) flag in Status Register 1 to a 1 (high), and terminates the Read Data command.

If the processor terminates a read (or write) operation in the FDC, then the ID information in the Result phase is dependent upon the state of the MT bit and EOT byte. Table 28 shows the values for C, H, R, and N, when the processor terminates the command.

TABLE 28. C, H, R, AND N VALUES

1	00	- 00
qual to EOT	Equal to EOT Less than EOT Equal to EOT	Equal to EOT Less than EOT Equal to EOT Less than EOT
C+1	NC C+1	NO CO C
S C	F S S S	S & S S S
R+1	B B B B	B - 01 - 1
NO NO	8888	30000

Notes: NC (No Change): The same value as the one at the original of command execution, LSB (Least Significant Bit): The least significant bit of H is complemented.

Write Data

A set of nine bytes is required to set the FDC into the Write Data mode. After the Write Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify command), and begins reading ID fields. When all four bytes loaded during the command (C. H. R. N) match the four bytes of the ID field from the diskerte, the FDC takes data from the processor byte-by-byte via the data bus and outputs it to the FDD.

After writing data into the current sector, the sector number stored in 'R' is incremented by one, and the next data field is written into. The FDC continues this 'Multisector Write Operation' until the issuance of a Terminal Count signal. If a Terminal Count signal is sent to the FDC it continues writing into the current sector to complete the data field. If the Terminal Count signal is received while a data field is being written, then the remainder of the data field is filled with zeros.

Status Register 1 to a 1 (high) and terminates the Write Data command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.) in one of the ID fields, it sets the DE (Data Error) flag of the CRC bytes. If the FDC detects a read error (CRC error) The FDC reads the ID field of each sector and checks

details: and one should refer to the Read Data command for as the Read command. The following items are the same The Write command operates in much the same manner

- Transfer capacity
- ND (No Data) flag EN (End of Cylinder) flag
- Head Unload Time interval
- terminates command 1D Information when the processor
- Definition of DTL when N = 0 and when N = 0

to 0 and 1 respectively.) command. (Status Register 0 also has bits 7 and 6 set Register 1 to a 1 (high) and terminates the Write Data this, then the FDC sets the OR (Overrun) flag in Status If the time interval between data transfers is longer than processor and FDC via the data bus, must occur every 27 ين in the FM mode and every 13 يند in the MFM mode. the Write Data mode, data transfers between the

Write Deleted Data

beginning of the data field instead of the normal Data except a Deleted Data Address mark is written at the This command is the same as the Write Data command Address mark.

Read Deleted Data

except that when the FDC detects a Data Address mark at the beginning of a data field (and SK = 0 [low]), it will If SK - 1, then the FDC skips the sector with the Data Register 2 to a 1 (high), and then terminate the command read all the data in the sector and set the CM flag in Status This command is the same as the Read Data command Address mark and reads the next sector.

of data. If the FDC finds an error in the ID or Data CRC check bytes, it continues to read data from the track. The reading all data fields on the track as continuous blocks the entire data field from each of the sectors is read except that this is a continuous Read operation where Multitrack or skip operations are not allowed with this Status Register 1 to a, 1 (nigh) if there is no comparison with the value stored in the IDR and sets the ND flag of FDC compares the ID information read from each sector Immediately after sensing the index hole, the FDC starts This command is similar to the Read Data command

> hold for the second time, it sets the MA (Missing Address mark) flag in Status Register 1 to a 1 (high) and terminates the command. (Status Register 0 has bits 7 and 6 set to 0 and 1 respectively.) Address mark on the diskette after it senses the index read is equal to EOT. If the FDC does not find an ID This command terminates when the number of sectors

Read ID

to a 1 (high), and if no data is found then the ND (No Data) CPU except during the result phase. command there is no data transfer between FDC and the Register 0 set to 0 and 1 respectively. During this command is then terminated with bits 7 and 6 in Status flag is also set in Status Register 1 to a 1 (high). (Missing Address mark) flag in Status Register 1 is set hole is encountered for the second time, then the MA Address mark is found on the diskette before the index from the first ID field it is able to read. If no proper ID position of the recording head. The FDC stores the values The Read ID command is used to give the presen The

Format A Track

on the diskette; Gaps, Address marks, ID fields and data sector numbers, if desired allows the diskette to be formatted with nonsequentia R (sector number) and N (number of bytes/sector). This by the FDC for C (cylinder number), H (head number) processor; that is. four data requests per sector are made in D. The ID field for each sector is supplied by the phase. The data field is filled with the byte of data stored which are supplied by the processor during the Command (sectors/cylinder), GPL (gap length), and D (data pattern) values programmed into N (number of bytes/sector), SC particular format which will be written is controlled by the System 3740 (single density) format are recorded. formatted. After the index hole is detected, data is written The Format command allows an entire track ields, all per the IBM System 34 (double density) or õ

requests per sector. If it is set for the Interrupt mode, it will issue four interrupts per sector and the processor must supply C, H, A, and N loads for each sector. The The processor must send new values for C, H, R, and N to the WD37C65/A/B for each sector on the track. If FDC is set for the DMA mode, it will issue four DMA menting and formatting continues for the whole track until of R when it is read during the Result phase. This incre sector is formatted; thus, the R register contains a value contents of the R register are incremented by 1 after each whereupon it terminates the command the FDC detects the index hole for the second time

for various sector sizes. Table 29 shows the relationship between N, SC, and GP

TABLE 29. N, SC AND GPL RELATIONSHIP FM Mode

bytes/sector Sector Size

Standard Floopy

SC

פאה פארז ז

are not met between the starting sector (as specified by R) and the last sector on the cylinder (EOT), then the FDC

terminates the Scan command. If the conditions for scar

sets the SN (Scan Not Satisfied) flag of Status Register

		,									ı										
MODE	MTM	-		FM Mode					MFM						FM Mode	!					
1024	512	256	512	256	128 bytes/sector	31/2" Sony Mic	4096	2048	1024	512	256	256	2048	1024	512	256	128	128 bytes/sector	5 ¼ " Minifloppy	8192	4096
ယ	2	_	2	-	0	Microfloppy	9	2	ဒ	02	2	9	2	၀	22	9	8	8	урду	8	8
05	9	유	05	9	유	¥	2	02	24	80	10	12	01	02	2	80	0	12		01	92
35	æ	0€	18	æ	9		CB	8	80	2A	20	0A	C8	င္ထ	46	18	ō	9		C8	C8
74	54	36	3A	2A	B		FF	FF	FO	50	32	గ	F	Ŧ	87	30	19	8		FF	£

Notes: 1 Suggested values of GPL in Read or Write commands to avoid spice point between data field and ID field of

05

35

- contiguous sections.
 Suggested values of GPL in format command.
 All values except sector size are hexidecimal.
 In MFM moce FDC cannot perform a Read/Write/format
 operation with 128 bytes/sector. (N = 00)

Scan Commands

or the terminal count signal is received. comparison (FF - largest number, 00 - smallest comparison. One's complement arithmetic is used for Oprocessor, or D_{FDD}≥ D_{Processor}. The hexidecimal byte of FF either from memory or from FDD can be used as a which meets the conditions of D_{PDD} = D_{Processor}, D_{PDD}≤ D_{Processor}, or D_{PDD} ≥ D_{Processor}. The hexidecimal byte of data on a byte-by-byte basis and looks for a sector of data low, or high), the last sector on the track is reached conditions occur: the conditions for scan are met (equal conditions are not met, the sector number is incremented number). After a whole sector of data is compared, if the mask byte because it always meets the condition of the supplied from the main system. The FDC compares the the diskette to be compared against data which is being (R + STP - R), and the scan operation is continued The scan operation continues until one of the following The Scan commands allow data which is being read from

SH (Scan Hit) flag of Status Register 2 to a 1 (high) and If the conditions for scan are met, then the FDC sets the

> 2 to a 1 (high) and terminates the Scan command. conditions of Scan. which is in process and then to terminate the command FDC to complete the comparison of the particular byte receipt of a Terminal Count signal from the processor or Table 30 shows the status of bits SH and SN under various DMA controller durring the scan operation will cause the

TABLE 30. STATUS OF BITS SH AND SN

	Status	Status Register 2	
Command	Bt 2 - SN Bt 3 - SH	Bit 3 - SH	Comments
Scan Equal	0	-	Detto - Democation
	_	0	CFD0 & DProcessor
Scan low .	0	0	Deno - Oprocessor
or Equal	0	0	DFCQ < DProcessor
	-	0	Deno > Oprocessor
	0	-	Depo - Derocessor
Scan High	0	0	Depp > Depocessor
or Equal	•	0	DFD0 < DProcessor

show that a deleted sector had been encountered as the last sector on the cylinder, sets the CM (Contro one of the sectors (and SK = 0), then it regards the sector If the FDC encounters a Deleted Data Address mark or mark) flag of Status Register 2 to a 1 (high) in order to the second case (SK = 1), the FDC sets the CM (Control the Deleted Address mark and reads the next sector. Ir the command. If SK = 1, the FDC skips the sector with mark) flag of Status Register 2 to a 1 (high) and terminates

started at sector 21, the following will happen: sectors 21, 23, and 25 will be read, then the next sector (26) will be the EOT value of 26 can be read. This will result in an skipped and the index hole will be encountered before sequentially 1 through 26 and the Scan command example, if STP = 02, MT = 0, the sectors are numbered that the last sector on the track must be read. When either the STP (contiguous sectors = 01, or manner the Scan command would be completed in a norma been set at 25 or the scanning started at sector 20, then abnormal termination of the command. If the EOT had (Multitrack) is programmed, it is necessary to remember that the last sector on the track must be read. For alternate sectors - 02) sectors are read or the MT

to 0 and 1, respectively the command with bits 7 and 6 of Status Register 0 se or 13 μ s (MFM mode). If an Overrun occurs, the FDC ends (FM mode) عر 17 (to have the data available in less than 27) عدر data read from the diskette. In order to avoid having the processor or DMA controller for comparison against the During the Scan command, data is supplied by either the OR (Overrun) flag set in Status Register 1, it is necessary

difference, performs the following operations: the NCN (New Cylinger Number), and if there is a FDC has four independent Present Cylinder Registers The Read/Write head within the FDD is moved from cylinder to cylinder under control of the Seek command. Cylinder Number) which is the current head position with The FDC compares the PCN They are cleared only after the Recalibrate (Present

PCN < NCN: Direction signal to FDD set to a 1 (high). and step pulses are issued. (Step j

and step pulses are issued. (Step Out) Direction signal to FDD set to a 0 (low)

in Status Register 0 to a 1 (high), and the command is terminated. At this point FDC interrupt goes high. Bits Seek operation and are cleared by the Sense Interrupt and when NCN - PCN, the SE (Seek End) flag is set D₀B-D₃B in the Main Status Register are set during the SRT (Stepping Rate Time) in the Specify command. each step pulse is issued NCN is compared against PCN The rate at which step pulses are issued is controlled by After

FDC is in the FDC Busy state; but during the Execution step pulses to any drive. issued for as long as the FDC is in the process of sending on up to four drives at once. No other command can be non-busy state, another Seek command may be issued, and in this manner parallel Seek operations may be done phase, it is in the non-busy state. While the FDC is in the During the command phase of the Seek operation the

If the time to write three bytes of Seek command exceeds be shorter than set in the Specify command by as much 150µs, the timing between the first two step pulses may

high, the SE (Seek End) flag in Status Register 0 is set to a 1 (high) and the command is terminated. If the Track and step pulses are issued. When the Track 0 signal goes status of the Track 0 signal from the FDD. As long as the clears the contents of the PCN counter and checks the (highs), and terminates the command after bits 7 and 6 (Equipment Check) flags of Status Register 0 to both 1s (for the WD37C65 and the WD37C65A) or 77 step pulses 0 signal is still low after 255 step pulses have been issued, Track 0 signal is low, the Direction signal remains 0 (low) head within the FDD to the Track 0 position. The FDC WD37C65B), the FDC sets the SE (Seek End) and EC The function of this command is to retract the Read/Write Status Register 0 are set to 0 and 1 respectively.

> ple FDDs and the loss of the Ready signal, as described The ability to do overlap Recalibrate commands to multithe Seek command, also applies to the Recalibrate

Sense Interrupt Status

the following reasons: An Interrupt signal is generated by the FDC for one of

- Upon entering the Result phase of:
- Read Data command
- Read A Track command
- Read ID command
- ď Read Deleted Data command
- Write Data command
- Format A Cylinder command
- نه ح Write Deleted Data command
- Ready Line of FDD changes state
- ωŅ End of Seek or Recalibrate command
- During Execution phase in the non-DMA mode

Register 0 identifies the cause of the interrupt. the Interrupt signal and via bits 5, Status command. This command, when issued, be uniquely identified with the aid of the Sense Interrupt FDC. Interrupts caused by reasons 2 and 3 above may entering the Result phase, this bit gets cleared. Reasons mode, DB5 in the Main Status Register is high. Upon by the processor. During an Execution phase in non-DMA normal command operations and are easily discernible Interrupts caused by reasons 1 and 4 above occur during The interrupt is cleared by Reading/Writing data to the 1 and 4 do not require Sense Interrupt Status commands 6, and 7 of

TABLE 31. INTERRUPT CAUSE

Recalibrate command			
Abnormal Termination of Seek or	0	_	_
Hecalibrate command		-	
Normal Termination of Seek or	0	0	_
polarity.			
Ready Line changed state, either	-	-	0
Cause	8117	Bit 6	Bit 5
	t Code	Interrupt Code	Seek End

in ready status from one of the drives. See Figure 7. of the interrupt, which could be Seek End or a change tion with the Seek and Recalibrate commands which have Interrupt Status command to determine the actual cause Interrupt line true. The host CPU must then issue a Sense desired head position, the WD37C65/A/B no Result phase. When the disk drive has reached the The Sense Interrupt Status command is used in conjunc will set the




FIGURE 7. SEEK, RECALIBRATE AND SENSE INTERRUPT RELATIONSHIP

of 2 ms (01 = 2ms, 02 = 4ms, 03 = 6ms . . .7F = 254ms). of the clock (CLK on pin 23). Times indicated above are The time intervals mentioned above are a direct function timer is programmable from 2 to 254 ms in increments $0F_{16}$ = 240ms). The SRT (Step Rate Time) defines the one of the Read/Write commands to the head unload signal goes high and the Read/Write operation starts. Time) defines the time between when the Head Load (F - 1ms, E - 2ms, D - 3ms, etc.). The HLT (Head Load is programmable from 1 to 16 ms in increments of 1 ms time interval between adjacent step pulses. This timer increments of 16ms (01 - 16ms, 02 - 32 ms. state. This timer is programmable from 16 to 240ms in delines the time from the end of the Execution phase of the three internal timers. The HUT (Head Unload Time) The Specify command sets the initial values for each of This

DMA mode is selected. the Non-DMA mode is selected; and when ND = 0, the the ND (Non-DMA) bit. When this bit is high (ND -The choice of DMA or non-DMA operation is made by then all time intervals are increased by a factor of 2. for a 16MHz clock; if the clock was reduced to 8MHz

This command may be used by the processor whenever it wishes to obtain the status of the FDDs. Status Register in FDC registers. 3 contains the Drive Status information stored internally

Invalid

standby or No Operation state. command as a No-Op command to place the FDC In some applications, the user may wish to use consider the next command to be an invalid command a Seek or Recalibrate interrupt; otherwise the FDC will A Sense Interrupt Status command must be sent after an 80 hex, indicating an Invalid command was received When the processor reads Status Register 0, it will find and the contents of Status Register 0 (ST0) must be read processor that the WD37C65/A/B is in the Result phase Status Register are both high (1), indicating this condition. Bits 6 and 7 (DIO and RQM) in the Main to 1 and 0 respectively. No interrupt is generated during command after bits 7 and 6 of Status Register 0 are set not defined above), then the FDC will terminate If an Invalid command is sent to the FDC (a command to the

Index	GAP 44 SYNC IAM: GAP 1 SYNC 40x 6x 28x 6x 6x 6x 6x	
	SYNC 00	
	FC IAM	
	GλP1 26x FF	
T	SYNC 6x	
	FE M	
	r < 0	
	דס	
	Omo	
	ΟZ	
	020	
Re	GAP 2 11x FF	
Repeat N Times	FE L D C O C FF 00	
imes	DATA AM FB or F8	
	PATA .	
	0.30	
	GAP3	
_	C GAP3 GAP4b	

FIGURE 8. WD37C65/A/B FM MODE FORMAT

GAP 4a SYNC 1AM GAP 1 SYNC IDAM C H E N H E O GAP 2 SYNC DATA AM DATA C GAP 3 GAP 4b FF 00 C C FC 4E 00 A1 FE L D C O C 4E 00 A1 FB 1 C C GAP 3 GAP 4b GAP 4
GAP 1 SYNC IDAM C H S N G GAP 2 SYNC DATA M DATA C GAP 2 SYNC DATA GAP 2 GAP
GAP 1 SYNC IDAM C H S N R GAP 2 SYNC DATA M DATA C GAP 2 G
GAP 1 SYNC IDAM C H S N R GAP 2 SYNC DATA M DATA C GAP 2 G
GAP 1 SYNC IDAM C H S N R GAP 2 SYNC DATA M DATA C GAP 2 G
GAP 2 SYNC DATA AM DATA C 22x 12x 3x FB 1 R C C C C C C C C C C C C C C C C C C
GAP 2 SYNC DATA AM DATA C 22x 12x 3x FB 1 R C C C C C C C C C C C C C C C C C C
GAP 2 SYNC DATA AM DATA C 22x 12x 3x FB 1 R C C C C C C C C C C C C C C C C C C
GAP 2 SYNC DATA AM DATA C 22x 12x 3x FB 1 R C C C C C C C C C C C C C C C C C C
GAP 2 SYNC DATA AM DATA C 22x 12x 3x FB 1 R C C C C C C C C C C C C C C C C C C
GAP 2 SYNC DATA AM DATA C 22x 12x 3x FB 1 R C C C C C C C C C C C C C C C C C C
GAP 2 SYNC DATA AM DATA C 22x 12x 3x FB 1 R C C C C C C C C C C C C C C C C C C
SYNC DATA AM DATA C 12x 3x FB 1 R 00 A1 FB 1 C eat N Times C C C
SYNC DATA AM DATA C 12x 3x FB 1 R 00 A1 FB 1 C eat N Times C C C
DATA AM 3x FB A1 FB CIMES
DATA C R C
DATA C R C
0.20
. C GAP3
GAP3
L 3
3AP 46

FIGURE 9. WD37C65/A/B MFM MODE FORMAT

DIFFERENCES BETWEEN NEC765 AND WD37C65/A/B

pin and is enabled only during seeks as a power conservation measure. STEP is also only enabled during seeks PC AT mode is RPM/. DIRC/ is the only function on that of its own with slightly altered active conditions and in to assure that no improper pin function occurs. The LCT tions depending on whether read, write, or seek type commands were under execution. This signal is no longer The WD37C65/A/B no longer supports certain pin functions provided for in the NEC765 predecessor. The output RW/SEEK is used in the NEC765-based subsystem as function has been renamed RWC and resides on a pin available externally, but is used within the WD37C65/A/B a multiplexer select line to allow a pin to have two func-

is wholly contained within the WD37C65/A/B. longer necessary since all logic associated with these Status command execution in order to clear the IRO. Also note that the signals MFM, RDW, WCK, and VCO are no as a change in status, and demands a Sense Interrupt then senses that RDY is true. This action is acknowledged in an IRQ at reset since Reset clears the status registers, 6 and 3 will both now reflect Write Protect status. Since status is no longer supported, and status register #3, bits assumes the drive is always ready. Note, this will still result RDY (ready) status has no input, the WD37C65/A/B device is only sensed during seeks as well. TS, two-sided, drive Fault Detects, are not sensed. FLT status, status register and a Fault Reset (FR) is no longer needed since FLT #3, bit 7, will always be a logic 0. Track 0, TR00/, status

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Voltage on any pin with respect to ground
Supply Voltage with respect to ground -55°C (-67°F) to +125°C (257°F)

C (257°F)

NOTE

DC Operating Characteristics
TA = 0°C (32°F) to 70°C (158°F); VCC = +5V ± 10% and should be limited to those conditions specified in the DC Operating Characteristics. Maximum limits indicate where permanent device damage occurs. Continuous operation at these limits is not intended

<	4.35	2.8	rower Qualified Heset Threshold (WD37C65A/B Only)	A1 (41)
Wm	575.0		rower Dissipation - ICCHL Max * (WD37C65A/B)	
Wm	525.0		Person Dissipation - ICCHL Max * (WD37C65)	ייים
mW	425.0		Power Discipation I I I I I I I I I I I I I I I I I I I	PDH
WM	375.0		Power Dissipation - ICC Max + (WD3/C65)	PD.
mA	95.0		Power Dissipation - ICO Max + OMDATORS	PD
mA	85.0		Supply Current - 50mA Source Loads (MD37065)	ICCHL
mA.	40.0		Supply Current - 5.0mA Source Loads (WD37065)	ICCHL
T A	450		Supply Current - 100uA Source Loads (WD37C65A/B)	ICC .
u A	-20.0		Supply Current - 100uA Source Loads (WD37C65)	ICC
u A	-10.0		Leakage Current High (WD37C65A/R Only)	ILHX
uA A	20.0		Leakage Current High (WD37C65)	Ī
Ä	3 6		Leakage Current Low (WD37C65A/B Only)	בֿג
5	5		Leakage Current Low (WD37C65)	F
3 5		-400	Latch Up Current High	ILOH
B .		40.0	Latch Up Current Low	רטר
< .	0.4		Output Low - High Current; lo - 48.0mA	VOLH C
<		2.8	Output High - DBx,IRQ,DMA,; Io - 5.0mA	
<	0.4		Output Low - DBx,IRQ.DMA,; Io - 12.0mA	
<		0.45	Scilling Ingger Hysterisis (WD37C65A/B Only)	5
<	2.0		Schmitt Tierrall - Scrilling Ingger (WD3/C65A/B)	VHVS
<	2.2	7.7	Input High Threshold Schmitt Tigger (WDG/Cog)	VIHT *
. <			Input High Threshold - Schmitt Triccerown 27065	VIHT
. <	:	0 0	Input Low Threshold - Schmitt Trigger (WD37C65A/R)	VILT
< •	4	0 8	Input Low Threshold - Schmitt Trigger (WD37C65)	\C
< .		20	Input High Volt - Data Bus & XTOSC	Ĭ
<	0.8		Input Low Voltage - Data Bus & XTOSC	
<	55	45	+5VDC Power Supply	S C
STINU	MAX	S Z	PARAMETER	0 1 1100

Includes open drain high current drivers at Vol - 0.4V.

