

COMERCIAL E INDUSTRIAL LIDA

Av. Engenheiro Luiz Carlos Berrini, 801 — Coni, 111/121 — Brooklin Novo CEP, 04571 - Fone(PABX) 531 - 9353 - Telex(011) 53-288 - FAX (55-11) 61-3770 - SP

COPYRIGHT © 1987, 1988 WESTERN DIGITAL CORPORATION ALL RIGHTS RESERVED

Reprinted with permission of and licensed by NEC Electronics Inc. © 1985 NEC Electronics Inc.

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However no responsibility is assumed by Western Digital Corporation for its user nor for any infringements of parents or other rights of third parties which may result from its use. No license the right to change specifications at any time without notice.

Irvine, California 92714 EAN 714-660-4909 TLX 910-595-1139 Western Digital 2445 McCabe Way

WDIWIZS 5 85 TM

TOTION DIGITAL

Floppy Disk Subsystem WD37C65/A/B Controller

FEATURES

- IBM* PC AT* compatible format (single and double density)
- In PC AT mode, provides required signal qualification to DMA channel Floppy control and operations on chip
- BIOS compatible
- Dual speed spindle drive support
- Address mark detection circuitry internal to floppy
- Multisector and multitrack transfer capability

Direct floppy disk drive interface with no buffers

- Compatible with PD8080/85, PD8086, and PD780 Schmitt Trigger line receivers 48mA sink output drivers
- (Z80[™]) microprocessors
- On chip clock generation Two TTL clock inputs for 40 pin DIP
- Two XTAL oscillator circuits for 44 pin PLCC
- Automatic write precompensation
- Inner track value of 125 or 187NS pin selectable
- Enhanced host interface 20 LSTTL output drive capability or 12 MHz 286 microprocessor with 0 wait states Read/Write accesses compatible registers with 8
- Inputs are TTL level Schmitt Trigger (except data DWA timing corrected
- User programmable track stepping rate and head load/unload time
- Drives up to four floppy or Micro Floppydisk
- Data transfer in DMA or non-DMA mode
- Parallel seek operations on up to four drives
- Internal power up reset circuitry (WD37C65A/B


DESCRIPTION


drive interface drivers and receivers. precompensation, data rate selection, clock generation, grates: formatter/controller, data separation, write connector to the floppy disk drive. This "superchip" interan LSI device that provides all the needed functionality between the host processor peripheral bus and the cable The WD37C65/A/B Floppy Disk Subsystem Controller is

- CMOS low power 125mW
 - 125, 250, 300, 500 kbits/sec data rates industry standard error rate

High performance, classical 2nd order, type 2, phase locked loop digital data separator < 10E-9

- +5V DC power supply





WD37C65B are pin-for-pin compatible with the WD37C65 WD37C65/A/B is a reference to the fact that there are three revisions of this device: the original WD37C65, the WD37C65A, and the WD37C65A. The WD37C65A and the except for the 44 pin PLCC package, where advantage was taken of the additional pins. between the WD37C65A and the WD37C65B is the fact The only difference

(*) IBM and AT are registered trademarks of International Business Machines Corporation rademark of Zilog Inc.

Micro Floppydisk is a registered trademark of Sony Corporate

WELL SAND I had when to track to bound

40, which were not utilized in the WD37C65, became DCHGEN (Disk CHanGe ENable) and DCHG (Disk CHanGe) respectively. Both are active low. DCHGEN is direct input into the chip. criginal WD37C65 part where DCHG did not exist as a offered as an option for those designs that used the pulses, while the WD37C65B issues 77 step pulses during that the WD37C65A (and the WD37C65) issues 255 step a recalibrate command. In the WD37C65A/B, pins 17 and

cata separation that has been designed to address high performance error rates on floppy disk drives, and contains all the necessary logic to achieve classical 2nd and status sensing functions. All inputs are TTL compaorder type 2, phase locked loop performance. Write On the disk drive interface, the WD37C65/A/B includes formatting, encoding/decoding, stepper motor control, precompensation is included, in addition to the usual

> tible Schmitt Trigger line receivers, and outputs are high current, open drain, with the 48 mA drivers meeting the ANSI specification.

structures without the use of buffers or transceivers. For PC and PC AT applications, qualification of interrupt request and DMA request is provided. 20 LSTTL loads, allowing direct interconnection to bus supporting eight or .12 MHz, 286 microprocessor bus without the use of wait states. The inputs are Schmitt Triggers (except the data bus). Output drive capability is The host interface has been improved for speed operation

tions are latched into registers addressed within the I/O mapping of the system. The WD37C65/A/B has eight internal registers. The eight bit main status register stepper motor control have been output ports of the host processor architecture. In the WD37C65/A/B, these func-Traditionally, data rate selection, drive selection, and

(Continued on page 5).

PIN DESCRIPTIONS

														·
6,10	15/15	7-14 7-14					6/6	•	5/5	4/4	3/3	2/2	1/1	D/P PIN NUMBER
Ē	DMA A	DB0 thru DB7					TC		DACK	AO	CS	WR	RO	MNEMONIC
in the contract of the contrac	DIRECT MEMORY ACCESS	DATA BUS 0 thru DATA BUS 7				COUNT	TERMINAL		ACKNOWLEDGE	ADDRESS LINE	CHIP SELECT	WRITE	READ	SIGNAL
0	0	0/0					_		_	-	_	-		0
Interrupt request indicating the completion of manner execution or data transfer requests in non-DMA mode). Within the base mode, in Special or PC AT mode, this nin is tri-stated enables.	DMA request for byte transfers of data. In Special or PC AT mode, this pin is tri-stated, enabled by the DMAEN signal from the Operations Register. This pin is driven in the Base mode.	8-Bit, bi-directional, tri-state, data bus, D0 is the least significant bit (LSB). D7 is the most significant bit (MSB).	by DACK, whether in DMA or non-DMA host operation. Programmed I/O in PC AT mode will cause an abnormal termination error at the completion of a command.	or Special mode, qualification by DACK requires the Operations Register signal DMAEN to be logically true. Note also that in PC AT mode, TC will be qualified	but not in the programmed I/O execution. In PC AT	fer is complete. If DMA operational mode is selected for command execution. TC will be qualified by DACK	This signal indicates to WD37C65/A/B that data trans-	CS and A0=1. In Special or PC AT mode, this signal	Used by the DMA controller to transfer data from the	Address line selecting data (-1) or status (-0) information. (A0 $-$ logic 0 during \overline{WR} is illegal).	Selected when 0 (low) allowing $\overline{\text{RD}}$ or $\overline{\text{WR}}$ operation from the host.	Control signal for latching data from the bus into the WD37C65/A/B Buffer Register.	Control signal for transfer of data or status onto the data bus by the WD37C65/A/B.	FUNCTION

PIN DESCRIPTIONS (cont.)

18/19 LDCR	19/20 RST 20/21 RDD 21/ CLK2 /22 XT2						
REGISTER RESET READ DISK DATA CLOCK2 XTAL2		XTAL2 DRIVE TYPE	XTAL2 DRIVE TYPE CLOCK1	XTAL2 DRIVE TYPE CLOCK1 XTAL1 XTAL1		DRIVE TYPE CLOCKI XTALI XTALI PRECOMPEN- SATION VALUE HEAD SELECT	TTAL2 DRIVE TYPE CLOCKI TTAL1 XTAL1 XTAL1 PRECOMPEN. SATION VALUE HEAD SELECT WRITE ENABLE
0				- 0	0	0 0	0 0 0
Address decode which enables loading of the Control Register. Internally gated with WR creates the strobe which latches the two LSBs from the data bus into the Control Register. Resets controller, placing microsequencer in idle. Resets device outputs. Puts device in Base mode, not PC AT or Special mode. This is the raw serial bit stream from the disk drive. Each falling edge of the pulses represents a flux transition of the encoded data. TIL level clock input used for non-standard data rates: is 9.6MHz for 300 kbs, and can only be selected from the Control Register. XTAL oscillator drive output for 44 pin PLCC (See Figure 8).	at pin 23.	at pin 23. XTAL oscillator input used for non-standard data rates. It may be driven with a TTL level signal. Drive type input indicates to the device that a two-speed spindle motor is used if logic is 0. In that case, the second clock input will never be selected and must be grounded.	at pin 23. XTAL oscillator input used for non-standard data rates. It may be driven with a TTL level signal. Drive type input indicates to the device that a two-speed spindle motor is used if logic is 0. In that case, the second clock input will never be selected and must be grounded. TTL level clock input is used to generate all internal timings for standard data rates. Frequency must be 16MHz ± 0.1%, and may have 40/60 or 60/40 duty	at pin 23. XTAL oscillator input used for non-standard data rates. It may be driven with a TTL level signal. Drive type input indicates to the device that a two-speed spindle motor is used if logic is 0. In that case, the second clock input will never be selected and must be grounded. TTL level clock input is used to generate all internal timings for standard data rates. Frequency must be 16MHz ± 0.1%, and may have 40/60 or 60/40 duty cycle. XTAL oscillator drive output for 44 pin PLCC (See Figure 6). Should be left floating if TTL inputs used at pin 26. XTAL oscillator input requiring 16MHz crystal. This oscillator is used for all standard data rates, and may be driven with a TTL level signal.	at pin 23. XTAL oscillator input used for non-standard data rates. It may be driven with a TTL level signal. Drive type input indicates to the device that a two-speed spindle motor is used if logic is 0. In that case, the second clock input will never be selected and must be grounded. TTL level clock input is used to generate all internal timings for standard data rates. Frequency must be 16MHz ± 0.1%, and may have 40/80 or 60/40 duty cycle. XTAL oscillator drive output for 44 pin PLCC (See Figure 6). Should be left floating if TTL inputs used at pin 26. XTAL oscillator input requiring 16MHz crystal. This oscillator is used for all standard data rates, and may be driven with a TTL level signal. XTAL oscillator input requiring 16MHz crystal. This oscillator is used for all standard data rates, and may be driven with a TTL level signal. YERCOMPENSATION VALUE select input. This pin determines the amount of write precompensation used on the inner tracks of the diskette. Logic 1 - 187ns. Logic 0 - 187ns.	at pin 23. XTAL oscillator input used for non-standard data rates. It may be driven with a TTL level signal. Drive type input indicates to the device that a two-speed spindle motor is used if logic is 0. In that case, the second clock input will never be selected and must be grounded. TTL level clock input is used to generate all internal timings for standard data rates. Frequency must be 16MHz ± 0.1%, and may have 40/60 or 60/40 dury cycle. XTAL oscillator drive output for 44 pin PLCC (See Figure 6). Should be left floating if TTL inputs used at pin 26. XTAL oscillator input requiring 16MHz crystal. This oscillator is used for all standard data rates, and may be driven with a TTL level signal. PRECOMPENSATION VALUE select input. This pin determines the amount of write precompensation used on the inner tracks of the diskette. Logic 1 = 125ns. Logic 0 = 187ns. High current driver (HCD) output selects the head (side) of the floppy disk that is being read or written. Logic 1 = side 0, Logic 0 = side 1.	at pin 23. XTAL oscillator input used for non-standard data rates. It may be driven with a TTL level signal. Drive type input indicates to the device that a two-speed spindle motor is used if logic is 0. In that case, the second clock input will never be selected and must be grounded. TTL level clock input is used to generate all internal timings for standard data rates. Frequency must be 16MHz ± 0.1%, and may have 40/80 or 60/40 duty cycle. XTAL oscillator drive output for 44 pin PLCC (See Figure 6). Should be left floating if TTL inputs used at pin 26. XTAL oscillator input requiring 16MHz crystal. This oscillator is used for all standard data rates, and may be driven with a TTL level signal. PRECOMPENSATION VALUE select input. This pin determines the amount of write precompensation used on the inner tracks of the diskette. Logic 1 = 125ns. Logic 0 = 187ns. High current driver (HCD) output selects the head (side) of the floppy disk that is being read or written. Logic 1 = side 0. Logic 0. Side 1. This HCD output becomes true, active low, just prior to writing on the diskette. This allows current to flow through the write head.

transition on the media

or PC AT mode, this pin is tri-stated, enabled by mode. This pin is tri-stated, enabled by mode. OMAEN signal from the Operations Register.

•	
	-
	T)
	-
- 2	
ō	
-	3
_	_
•	•
٠	
-	_
-	

								· seeming of	1				11.								
04.30		38/40	37/41	40			36/39		34/3/			33/36		32/35	31/34		30/33	29/32		28/31	NUMBER NUMBER
UX			WP	DCHG.			HWC APM		MO2, DS4			MO1 De3		DS2	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		DS1	STEP		DIRC	MNEMONIC
NOEX ·	IF ACK 00	PROTECTED	WAITE	DISK CHANGE	PER MINUTE	CURRENT,	HEAD LOADED		MOTOR ON 2, DRIVE SELECT 4		DRIVE SELECT 3	OTO		DRIVE SELECT 2			DRIVE SELECT 1	STEP PULSE		DIRECTION	SIGNAL
	-			_			0		0		0			0			0	0			5
This CT includes	This ST input senses status from disk drive, indicating active low when the head is positioned over the outermost track. TRACK CO	disk drive, indicating active low when a diskette is WRITE PROTECTED.	active low that drive door is open or that the diskette has possibly changed since last drive selection.	This ST input senses status from the drive, indicating	toward the inner tracks, becoming active when tracks 28 are accessed. This condition is valid for Base or Special mode, and is indicative of when write precompensation is necessary. In the PC AT mode, this signal will be active when the PC AT mode,	WRITE CURRENT when bit density is increased	This HCD output, when active low, causes the head to be loaded against the media in the selected drive.	comes from the Operations Register. In the Base or Special mode, this output is #4 of the four decoded Unit Selects as specified in the device command syntax.	This HCD output, when active low, is MOTOR ON enable for disk drive #2 in PC AT mode This size.	Special mode, this output is #3 of the four decoded Unit Selects as specified in the device command syntax.	This HCD output, when active low, is MOTOR ON enable for disk drive #1, in PC AT mode. This signal	command syntax.	in PC AT mode, enables the interface in this disk drive. This signal comes from the Operations Register, in Base or the Special mode, this output is #2 of the four	Ground. This HCD output, when active low, is DRIVE SELECT 3	decoded Unit Selects, as specified in the device command syntax.	in PC AT mode, enables the interface in this disk drive. This signal comes from the Operations Register. In	This HCD output, when active low is DRIVE SELECT :	This HCD output issues an active low pulse for each	This HCD output determines the direction of the head stepper motor. Logic 1 - outward motion. Logic 0 -	FUNCTION	

Register replaces the standard latched port used in floppy subsystems. These registers are incorporated into the WD37C65/A/B. that controls internal clock generation. The Operations mation. The Control Register provides support logic that system control also give various status and error inforbe accessed any time. Another four status registers under latches the two LSBs used to select the desired data rate contains status information of the WD37C65/A/B and may

inputs must be provided. There are two oscillator inputs to the WD37C65/A/B; one at 16 MHz that handles all Write Clock, and MCLK - Master Clock, are included in the WD37C65/A/B. XTAL oscillator circuits provide the necessary signals for internal timing when using the 44 standard data rates (500, 250, and 125 kb/Sec). The other pin PLCC. If the 40 pin DIP is used, the TTL level clock All Clock Generation: SCLK - Sampling Clock, WCLK -

> oscillator is at 9.6 MHz to support th rate used in PC AT designs.

The state of the s

12

Some AT compatibles use two-speed (speed disk drive is used, the DRV grounded along with the CLK2 input

ARCHITECTURE

integrates: formatter/controller, data The WD37C65/A/B Floppy Disk Substan LSI device that provides all the ne precompensation, data rate selection connector to the floppy disk grive. between the host processor peripheral

Figure 2 illustrates a typical WD37C6 Floppy Disk Subsystem Controller. Figure 1 illustrates a block diagram of drive interface drivers and receivers

CLK2 LDCR -CLK1 ₩ LDOR -IRO A DACK -DMA 🔺 B BIT DATA BUS CS-¥ DAY -TC-웨 징 장 8 HOST CRYSTAL OSC. X 2 CONTROL DIGITAL DATA SEPARATOR GENERATOR CLOCK SCLK MS 2 2 2 WCL MCLK MASTER STATUS REG. DATA ENCODER
DECODER MACHINE STATE ALU. 1 DECODE COUNTER FLAG FLAG DATA REGISTER CRC-GENERATOR RAM 24 × 8 8 BIT INTERNAL DATA BUS ROM 1K X 16 PRECOMPENSATION PLCC version of V MACE OPERATIO REGISTER REG

FIGURE 1. WD37C65/A/B BLOCK DIAGRAM

July in the PLCC version of the V/D37C65A/B. Not connected in the WD37C65.

40/44

VCC

+5VDC

Input power supply

NOEX .

This ST input senses status from the disk drive, indicating active low when the head is positioned over the beginning of a track marked by an index hole.




FIGURE 2. TYPICAL WD37C65/A/B SYSTEM

HOST INTERFACE

The host interface is the Host Microprocessor Peripheral Bus. This bus is composed of eight control signals and eight data signals. In the Special or PC AT modes, IRQ and DMA request are tri-stated and qualified by the Operations Register. The data bus. DMA, and IRQ outputs are designed to hande 20 LSTTL loading. Inputs, except the data bus, are Schmitt Trigger receivers and can be hooked up to a bus or backplaine without any additional buffering.

During the Command or Resul* phases, the Main Status Register must be read by the processor before each byte of information is written into or read from the Data Register. After each byte of data is read from for written into the Data Register, the CPU should wait for 124s before reading the Main Status Register at 18 to D6 and D7 in the Main Status Register must be in a 0 and 1 state, respectively, before each byte of the command word may be written into the WD37C65/A/B. Many of the commands

require multiple bytes. As a result, the Main Status Register must be read prior to each byte transfer to the WD37C65/A/B. During the Result phase, Bits D6 and D7 in the Main Status Register must both be 1's (D6-1 and D7-1) before reading each byte from the Data Register Note that this reading of the Main Status Register before each byte transfer to the WD37C65/A/B is required only in the Command and Result phases, and not during the Execution phase. Note also that D86 and D87 in the MSR can be polled instead of waiting 12us. When they have the right bit settings, the WD37C65/A/B is ready for commands. This might save some time.

During the Execution phase, the Main Status Register need not be read. If the V/D37C65A/B is in the non-DMA Mode, then the receipt of each data cyte (V/D37C65A/B is reading data from the FDD) is indicated by an interrupt signal on pin 16 (IRQ-1). The generation of a Read signal (RD - 0) will clear the interrupt as well as output the data onto the data bus. If the processor cannot handle

interrupts fast enough (every 13µs for the MFM mode and 27µs for the FM mode), then it may poll the Main Status 27µs for the FM mode), then it may poll the Main Status Register and bit D7 (RQM) functions as the Interrupt signal. If a Write Command is in process then the WR signal performs the reset to the Interrupt signal.

All timings mentioned above double for mini floppy data

complete commands, but will always give abnormal transfers are not the normal procedure. If the user chooses to do so, the WD37C65/A/B will successfully It should be noted that in PC AT usage, non-DMA Host termination error status since TC is qualified by an inactive phase, the Interrupt is automatically cleared (IRQ = 0). or the EOT sector read/written, then an Interrupt will occur o). If a Write Command has been issued, then a WR signal will appear instead of RD. After the Execution (IRO = 1). This signifies the beginning of the Result phase phase has been completed (Terminal Count has occurred) low (DACK = 0), then the DMA Request is cleared (DMA (Read signal). When the DMA Acknowledge signal goes is available. The DMA Controller responds to this request with both \overline{DACK} = 0 (DMA Acknowledge) and an \overline{RD} = 0 generates DMA's (DMA Requests) when each byte of data when the generated during the Execution phase. The WD37C65/A/B WD37C65/A/B is in the DMA mode, no Interrupt signals are termination interrupt, either normal or abnormal. If the interrupt since it could be a data interrupt or a command the Main Status Register to determine the cause of the Note that in the non-DMA mode it is necessary to examine first byte of data is read during the Result

The RDN.

The RDN.

The RDN.

The RDN will signal should be asserted while DACK is true. The CS signal is used in conjunction with RD is true. The CS signal is used in conjunction with RD and WR as a gating function during DMA operations. If the non-DMA mode is chosen, the DACK signal should be pulled up to Voc. It is important to note that during the Result phase all types snown in the Command Table must be read. The Read Data Command for example, has several bytes of data in the Result phase. All seven

bytes must be read in order to successfully complete the Read Data command. The WD37C65/AJB will not accept a new command until all seven bytes have been read. Other commands may require fewer bytes to be read during the Result phase. The WD37C65/AJB contains five Status Registers. The Main Status Register mentioned may be read by the processor at any time. The other four Status Registers (STD, ST1, ST2, and ST3) are available only during the Result phase and may be read only after completing a command. The particular command that has been executed determines how many of the Status Registers will be read.

The bytes of data which are sent to the WD37C65/A/B to form the Command phase, and are read out of the WD37C65/A/B in the Result phase, must occur in the WD37C65/A/B in the Result phase, must occur in the order shown in the Command Table. The command code must be sent first and the other bytes sent in the prescribed sequence. No foreshortening cit the Command or Result phases is allowed. After the last byte of data in the Command phase is sent to the WD37C65/A/B, the Execution phase automatically starts. In a similar fashion, when the last byte of data is read out in the Result phase, the command is automatically ended and the WD37C65/A/B is ready for a new command.

CONTROL REGISTER

The Control Register provides support logic that latches the two LSBs of the data bus upon receiving LDCR and WR. CS should not be active when this happens. These bits are used to select the desired data rate, which in turn controls the internal clock generation. Clock switchover is internally "deglitched," allowing continuous operation after changing data rates. If the Control Register is not used, the data rate is governed by the supplied clock or crystal. The frequency must be 6xt the desired MFM data rate, up to a maximum frequency of 16 MHz. This impiles a maximum data rate of 250 kbs, unless the Control Register is used. Switching this clock must be "glitchless" or the device will need to be resset. Table 1 presents the Control Register.

TABLE 1. CONTROL REGISTER

CR1

CRO

××

500 K 250 K

COMMENTS

RPM (IN PC/AT mode)

1	_		0	0	0	C
_	0	0	-	-	0	0
×	×	×	-	0	×	×
125 K	125 K	250 K	300 K	250 K	250 X	500 K
FM	FM, RST Default	MFM, RST Default	MFM	MEM	FM	MFM
0		-	0	0	_	

MASTER STATUS REGISTER

The Master Status Register is an eight-bit register that contains the status information of the Floc, and may be accessed at any time. Only the Master Status Register may be read and used to facilitate the transfer of data between the processor and WD37C65/AB. The DtO and ROM bits in the Master Status Register indicate when data is ready and in which direction data will be transferred on the data bus. The maximum time between the

last RD or WR during a Command or Result phase and DIO and ROM getting set is 12µs if 500 ke/s MRM data rate is selected. (If 250 kb/s MRM is selected, the delay is 24µs.) For this reason, everytime the Master Status Register is read, the CPU should wait 12µs. The maximum time from the trailing edge of the last RD in the result phase to when DB4 (FDC busy) goes low is 12µs.

The bits in the Master Status Register are listed in Table 2.

TARIE 3 MACTED

DESCRIPTION	SYMBOL	NAME	NO.
		BIT	
	GISTER BITS	MADE 2. MASIER SIAIUS REGISTER BITS	MOLE Z. MAS

DBS D84 DES D82 (i) 080 EXECUTION MODE FDC BUSY FDD 3 BUSY FDD 2 BUSY FDD 0 BUSY FDD 1 BUSY MXM СВ D3B D2B D18 DOB This bit is set only during Execution phase in non-DMA mode. When DB5 goes low Execution phase has ended and Results Phase has started. It operates only during non-DMA mode accept any other command A READ or WRITE command is in progress. FDC will not FDD number 3 is in the Seek Mode. If any of the bits is set, FDC will not accept READ or WRITE commands. FDD number 2 is in the Seek Mode. If any of the bits is set, FDC will not accept READ or WRITE commands. FDD number 1 is in the Seek Mode. If any of the bits is set, FDC will not accept READ or WRITE commands. FDD number is 0 in the Seek Mode. If any of the bits is set, FDC will not accept READ or WRITE commands.

Indicates direction of data transfer between FDC and Data Register. If DIO-1, then transfer is from Data Register to the processor. If DIO-0, then transfer is from the processor to Data Register.

DB7

REQUEST FOR MASTER

DB6

DATA INPUT

BO

of operation.

ROM Indicates Data Register is ready to send or receive data to or from the processor. Both bits DIO and ROM should be used to perform the handshaking functions of "ready" and "direction" to the processor.

` in Status Register 0 are listed in Table 3.

ABLE 3. STATUS REGISTER 0 BITS

0 0	D2 +D3	†D4	D5 5	DS 07		NO.	
UNIT SELECT 1	NOT READY HEAD SELECT	EQUIPMENT CHECK	SEEK END	INTERRUPT CODE		NAME	BIT
US1 US0	H N	EC :	n n	ō		SYMBOL	
This flag is used to indicate a Drive Unit Number at interrupt. This flag is used to indicate a Drive Unit Number at interrupt.	Since drive Ready is always presumed true, this will always be a logic 0. This flag is used to indicate the state of the board at the state of the state of the board at the state of the	set to 1 (high). If the Track 0 signal fails to occur after 255 step pulses (Recalibrate Command) then this find in 25.	D7-1 and D6-0. Invalid command issue. (IC). Command which was issued was never started. Who the FDC	completed and properly executed. D7-0 and D6-1. Abnormal termination of command, (AT). Execution of command was started but was not successfully completed.	D7=0 and D6=0. Normal termination of	DESCRIPTION	

The bits in Status Register 1 are listed in Table 4.

TABLE 4. STATUS REGISTER 1 BITS

	DO MIS	. NC	(D2 NC	0		D7 E	
	MISSING ADDRESS MARK	NOT WRITEABLE		NO DATA	OVERRUN		NAME END OF CYLINDER	ВІТ
	MA	W		S .	OR DE		SYMBOL	
If the FDC cannot detect the Data Address Mark or Deleted Data Address Mark, this flag is set. At the same time the MD (Missing Address Mark in data field) of Status Register	signal from the FDD, then this flag is set. If the FDC cannot detect the ID Address Mark after encountering the index hole twice, then this flag is set	During execution of the READ A TRACK command, if the starting sector cannot be found, then this flag is set. During execution of WRITE DATA, WRITE DELETED DATA or FORMAT A TRACK commands, if the FDC delects a WP	or SCAN command, if the FDC cannot find the sector specified in the **IDR Register, this flag is set. During execution of the READ ID command, if the FDC cannot read the ID field without an error, then this flag is set.	transfers within a certain time interval, this flag is set. Not used. This bit is always 0 (low). During execution of BEAD DATA MURITY OF STREET CASE.	When the FDC detects a *CRC error in either the ID field or the data field, this flag is set. If the FDC is not serviced by the host system during data	of a cylinder, this flag is set. Not used. This bit is always 0 (low).	When the ETC tipe to propose a poster is	

register 2 are listed in Table 5.

TABLE 5. STATUS REGISTER 2 BITS

DOT DOT DOT DOT DOT DOT DOT DOT		-		
CONTROL MARK DATA ERROR WRONG CYLINDER WRONG CYLINDER SCAN EQUAL SCAN NOT BAD CYLINDER BAD CYLINDER BAD CYLINDER BAD CYLINDER MISSING ADDRESS MARK IN DATA FIELD	NO.	NAME	LOBMAS	DESCRIPTION
CONTROL MARK DATA ERROR WRONG CYLINDER SCAN EQUAL SCAN NOT SOAN BAD CYLINDER MISSING ADDRESS MARK IN DATA FIELD SOAN CAN MISSING ADDRESS MARK IN DATA FIELD	07			Not Hood This his is all and a
DATA ERROR WRONG CYLINDER SCAN EQUAL SCAN NOT BAD CYLINDER	De	CONTROL MARK	2	NOT USED. This bit is always U (10
DATA ERROR WRONG CYLINDER SCAN EQUAL SCAN NOT BAD CYLINDER BAD CYLINDER MISSING ADDRESS MARK IN DATA FIELD MISSING ADDRESS	5	CONTROL MARK	CM	During execution of the READ [
DATA ERROR WRONG CYLINDER SCAN EQUAL SCAN NOT SOLUTION SING SING SOLUTION SING SING SOLUTION SING SOLUTION SING SING SING SING SING SING SING SIN				if the FDC encounters a sector whi
WRONG CYLINDER WC SCAN EQUAL SCAN NOT BAD CYLINDER BAD CYLINDER BAD CYLINDER MISSING ADDRESS MARK IN DATA FIELD MD	7)		Address Mark, this flag is set.
WRONG CYLINDER WC SCAN EQUAL SCAN NOT SN BAD CYLINDER BAD CYLINDER MISSING ADDRESS MARK IN DATA FIELD MD	Ç	DATA ERROR	8	If the FDC detects a CRC error i
WHONG CYLINDER WC SCAN EQUAL SCAN NOT SN BAD CYLINDER BAD CYLINDER MISSING ADDRESS MARK IN DATA FIELD MO)			flag is set.
SCAN EQUAL SCAN NOT BAD CYLINDER MISSING ADDRESS MARK IN DATA FIELD MD	04	WHONG CYLINDER	WC	This bit is related to the ND bit,
SCAN EQUAL SCAN NOT SN BAD CYLINDER BC MISSING ADDRESS MARK IN DATA FIELD MD				***C on the medium is differe
SCAN EQUAL SH SCAN NOT SN BAD CYLINDER BC MISSING ADDRESS MARK IN DATA FIELD MD)			IDR, this flag is set.
SCAN NOT SN BAD CYLINDER BC MISSING ADDRESS MARK IN DATA FIELD MARK IN DATA FIELD	23	SCAN EQUAL	HS	During execution of the SCAN of
SCAN NOT SN BAD CYLINDER BC MISSING ADDRESS MARK IN DATA FIELD MARK IN DATA FIELD	}			of "equal" is satisfied, this flag
BAD CYLINDER BC MISSING ADDRESS MARK IN DATA FIELD MD	202	SCAN NOT	SN	During execution of the SCAN oc
BAD CYLINDER BC MISSING ADDRESS MARK IN DATA FIELD MD				find a sector on the cylinder which
MISSING ADDRESS MARK IN DATA FIELD MESSING ADDRESS				his flag is set.
MISSING ADDRESS MARK IN DATA FIELD	2	BAD CYLINDER	ВС	This bit is related to the ND bit
MISSING ADDRESS MARK IN DATA FIELD				on the medium is different fro
MARK IN DATA FIELD	3			he contents of C is FF, then th
	0	MISSING ADDRESS	MD	When data is read from the medi
		MARK IN DAIA FIELD		Data Address Mark or Deleted

The bits in Status Register 3 are listed in Table 6.

TABLE 6. STATUS REGISTER 3 BITS

			ROTECT	C O SELECT	READY TRACK 0 WRITE PROTECTED HEAD SELECT UNIT SELECT 1
	7		OTECTED WP	CTED	CTED
This bit will always be a logic 1. Drive is presumed to be ready.	Drive is presumed to be ready.	This bit is used to indicate the status of the Track 0 signal from the FDD.	This bit is used to indicate the status of the Track 0 signal from the FDD. This bit is used to indicate the status of the WRITE PROTECTED signal from the FDD.	This bit is used to indicate the status of the Track 0 signal from the FDD. This bit is used to indicate the status of the WRITE PROTECTED signal from the FDD. This bit is used to indicate the status of the Side Select signal to the FDD.	This bit is used to indicate the status of the Track 0 signal from the FDD. This bit is used to indicate the status of the WRITE PROTECTED signal from the FDD. This bit is used to indicate the status of the Side Select signal to the FDD. This bit is used to indicate the status of the Unit Select 1 signal to the FDD.

- * CRC - Cyclic Redundancy Check IDR - Internal Data Register
- *** C Different from NEC765

DATA REGISTER

out of, or written into, the Data Register in order to meters, and FDD status information. Data bytes are read program or obtain the results after a panicular command. The eight-bit Data Register stores data, commands, para-

> shown in Table 7. The relationship between the Master Status Register and the Data Register and the signals RD, WR, and A0 are

TABLE 7. MASTER STATUS AND DATA REGISTERS RELATIONSHIP

	-			
Write into Data Register	0	_	_	_
Read from Data Register	_	0	_	
Illegal	0	0	-	
Illegal	0	0	0	
Illegal	0	_	0	
Read Main Status Register	_	0	0	
FUNCTION	WA	RD	AO	
				,

OPERATIONS REGISTER

The Operations register provides support foric that latches the data bus upon receiving LDOR and WA. Co. should not be active when this happens. The Operations Register replaces the typical latched port found in floppy

> subsystems used to control disk drive spindle motors and the desired disk drive. Table 8 represents the Operations Register

TABLE 8. OPERATIONS REGISTER

Special mode (1) and PC AT mode (0).		
) . ; Mode Select. During a soft reset condition, may be used to select between	(MSEL)	OR7
; Has no defined function. A spare.	(×)	OR6
	MOEN2	OR5
1 ; Motor On enable, inverted output MO1 is active only in PC AT mode.	MOENI	OR4
N ; DMA enable, active in Special and PC AT modes. Qualifies DMA and IRO outputs and DACK input.	DMAEN	OR3
; Soft reset, active low.	SRST	OR2
; In WD37C65A/B this must be a logic 0 for $\overline{DS1}$ and $\overline{DS2}$ to become active. No defined function in WD37C65.	(×)	R
; Drive Select, if low and MOEN1 = 1, then $\overline{DS1}$ is active. If high and MOEN2 = 1, then $\overline{DS2}$ is active, but only in the PC AT mode.	DSEL	OR0

BASE, SPECIAL, AND PC AT MODES

may be used in any mode without altering functionality. which the user may find desirable. The Control Register Base, Special, and PC AT modes allow subtle differences

Base Mode

access by the host. Although this may be any read or write, it is strongly recommended that the Base mode After a hardware reset, RST active, the WD37C65/A/B will be held in soft reset, SRST active, with the normally driven signals, DMA request and IRO request outputs tribe no qualifying by DMAEN and no soft resets. The Drive Select outputs, DS1 to DS4, offer a 1 of 4 decoding of stated. Base mode may be initiated at this time by a chip indicative of when write precompensation is necessary Pin RWC the Unit Select bits resident in the command structure bits the use of the Operations Register, hence there can Register. Once Base mode is entered, the soft reset is user's first chip access be a read of the Master Status released, and IRQ and DMA are driven. Base mode prohirepresents Reduce Write Current and is

Special Mode

setting mode Select to a logic 1 disabling MOEN1 and MOEN2 and causing SRST to be active. Then a read of the Control Register address, IDCR and RD, will set the device into Special mode. The DS1 through DS4 is again offered in this mode, as is RWC. the DMAEN signal as a qualifier and to do a software driven device reset, SRST. To enter Special mode, the Operations Register is loaded with (1 X 0 0 X 0 X X). Special mode allows use of the Operations Register for

PC AT Mode

For PC AT compatibility, users will write to the Operations Register, LDOR and WR; this action, performed after a hardware reset, or in the Base mode, initiates PC AT replaced with the DSEL and MOEN signals buffered from Then a read of the Control Register address sets the device into PC AT mode. The $\overline{\rm DS}$ outputs are now X 0 x X), setting Mode Select to a logic 0, disabling MOEN1 and MOEN2, and causing SRST to be active. mode. PC AT mode can also be entered from Special mode by loading the Operations Register with (0 X 0 0

> the Operations Register. DMAEN and <u>SRST</u> are supported and compatible with the current BIOS. <u>RWC</u> pin function is now <u>RPM</u> so that users with two-speed drives is selected for a given drive. Figure 3 illustrates the or used to reduce write current when a slower data rate per minute to 300 revolutions per minute when active low may reduce spindle speed from a nominal 360 revolutions




FIGURE 3. FLOW DIAGRAM
DEPICTING RELATIONSHIP OF BASE, SPECIAL,
AND PC AT MODES.

POLLING ROUTINE

then promptly becomes Ready. Note that in Special or occurs because a reset forces Not Ready status, which interrupt will only be generated following a reset. This drives. Since the drive is always presumed Ready, an looking for a change in the Ready line from any of the SRST), will automatically go into a Polling routine. In between commands (and between step pulses in the SEEK Command), the WD37C65IA/B polls all four FDDs After any reset the WD37C65/A/B, (a hard RST or soft

uously between commands. Each drive is polled every 1,024ms, except during the READ/WRITE commands. For minifloppies, the polling rate is 2,048ms. The drive polling sequence is 1,2,43. Please note that in the PC AT mode, Figure 4 illustrates the Drive Select Polling Timing. the user will not see the polling at the Drive Select signals. of the Ready line by the WD3/C65/A/B occurs continpending when finally enabled onto the bus. The polling reset goes inactive, then IRQ may be already set and PC AT modes, if DMAEN is not valid prior to 1ms after




FIGURE 4. DRIVE SELECT POLLING TIMING

DEVICE RESETS

when active, will disable the high current criver outputs to the c.sk crive. AST and SRST will not affect the values affect the current data rate selection or the mode. RST mode, and default selects 250k MFM (or 125k FM, code dependent) as the data rate (16 MHz input clock). SRST The WD37C65/A/B supports both hardware reset (RST) pin (19) and a software reset (SRST) through use of the Operations Register. The RST pin will cause a device set for the internal timers - HUT, HTL, and SRT will reset the microcontroller as did the RST, but will not reset for the active duration. RST causes a default to Base

in a fixed amount of time. The extended reset time allows will be extended. The oscillator circuit is designed so that clock inputs, the hardware RST active time requirement RST will bootstrap the circuit into guaranteed oscillation If the XTAL oscillators are used, instead of the TTL driven

> the growth of the oscillation to produce stable internal clock timing

DATA SEPARATOR

to achieve classical 2nd order, type 2, phase locked loop performance. Figure 1 illustrates the WD92C32 used as 5 illustrates the WD92C32 simplified block diagram. available bit jitter tolerance. It contains the necessary logic drives, and to provide superior performance in terms of to address high performance error rates on floppy disk guarantees an error rate of <10E-9 bit jitter tolerance for the data separator is 60%, which the Data Separator in the WD37C65/A/B system. Figure Loop Floppy Disk Data Separator (DPLL). It was designed The Data Separator is a WD92C32 Digital Phase Lock




FIGURE 5. WD92C32 SIMPLIFIED BLOCK DIAGRAM

WRITE PRECOMPENSATION

algorithm to determine when write precompensation should be applied. The EARLY and LATE signals are used period, and equal to one half the WCLK period width has a 25% duty cycle, i.e., one fourth of the bit cell gates the chosen bit to the output. The output data pulse of delay through the shift register before a multiplexer Signals EARLY, NOM, and LATE determine the amount CLK1 pin (23), and clocked through a shift register. chronized to the 16 MHz clock if this is the frequency on pulse stream. The encoded WRITE DATA signal is syninternally to select the appropriate delay in the write data The WD37C65/A/B maintains the standard first level

inside number 28 is accessed, then ± 187ns precompenprecompensation for FM. If PCVAL = by ± 125ns, regardless of track number and data rate. When PCVAL pin (24) = 1, all data will be precompensated be two and three clock cycles respectively. MHz on the CLK1 pin, the precompensation values will sation will be generated. For frequencies other then 16 However, this is only for MFM encoding. There is no write and if a track

the MFM precompensation will always be two clock When the non-standard data rate using CLK2 is chosen.

> PCVAL function is disabled cycles. For 9.6 MHz, this is \pm 208ns. In this case, the

CLOCK GENERATION

SCLK drives the WD92C32 Data Separator used during WD37C65/A/B. They are: Sampling Clock (SCLK), Write Clock (WCLK), and the Master Clock (MCLK). This logical block provides all the clocks needed by the

on the serial WD-stream to the disk. WCLK always has WCLK is used by the encoder logic to place MFM or FM the selected data rate. data recovery. This clock's frequency is always 32 times

the 44 pin PLCC configuration. Rate. Figure 6 illustrates the XTAL oscillator circuits for times the FM data rate. Table 9 presents the Clock Data equal to eight times the selected MFM data rate or tion cycle is four MCLK cycles. MCLK has a frequency clock all latches in a two-phase scheme. One microinstruc-MCLK is used by the microsequencer. MCLK and MCLK a frequency two times the selected data rate.

TABLE 9. CLOCK DATA RATE

DATA RATE	CODE	SCLK	MCLK	WCLK
500 kb/s	MFM	16.0 MHz	4.0 MHz	1.0 MHz
250 kb/s	FM	8.0 MHz	4.0 MHz	500 KHz
250 kb/s	MEM	8.0 MHz	2.0 MHz	500 KHz
125 kb/s	FM	4.0 MHz	2.0 MHz	250 KHz
300 kb/s	MEM	9.6 MHz	2.4 MHz ·	600 KHz