



## III. Pin Diagram



| PIN    | PIN     | PIN    | PIN      | PIN    | PIN    | PIN    | PIN     |
|--------|---------|--------|----------|--------|--------|--------|---------|
| NUMBER | NUMBER  | NUMBER | NUMBER   | NUMBER | NUMBER | NUMBER | NUMBER  |
| A1     | IVSS    | C4     | INIT     | G1     | IAD5   | K10    | IVDD    |
| A2     | ISTRB   | C5     | ICSA     | G2     | IAD7   | K11    | IS2B    |
| A3     | ISLCTO  | C6     | IX240    | G3     | IAD6   | K12    | IALE    |
| A4     | ICSB    | C7     | IRST     | G10    | IMEMR  | L1     | ISLCTI  |
| A5     | IEINTA  | C8     | IDNPI    | G11    | ITESTE | L2     | IERROR  |
| A6     | IX24I   | C9     | IX140    | G12    | IBEEP  | L3     | IRASO   |
| A7     | IVDD    | C10    | IVDD     | H1     | IAD4   | L4     | IRAS2   |
| A8     | ICLK4   | C11    | ICLK88   | H2     | IAD3   | L5     | ICSPRP  |
| A9     | ICLK14  | C12    | IDMAAEN  | H3     | IAD2   | L6     | IIR2    |
| A10    | ISEMRDI | D1     | IA16     | H10    | IDEN   | L7     | IIR4    |
| A11    | IX14I   | D2     | IA18     | H11    | IJOR   | L8     | IDIP1   |
| A12    | IVSS    | D3     | IENDVI   | H12    | IMEMW  | L9     | IDIP5   |
| B1     | IIOCHCK | D10    | IRDYDMAI | J1     | IAD1   | L10    | IDIP8   |
| B2     | IWPA    | D11    | IAEN     | J2     | IADO   | L11    | IKBCK   |
| B3     | IAUTFD  | D12    | IHOLDA   | J3     | IPE    | L12    | ISOB    |
| B4     | IDMACS  | E1     | IA14     | J10    | IS1B   | M1     | IVSS    |
| B5     | IEINTB  | E2     | IA15     | J11    | IDTR   | M2     | IEVENIO |
| B6     | IVSS    | E3     | IA17     | J12    | IIOW   | M3     | IRAS1   |
| B7     | IPWRGD  | E10    | IHRQ     | K1     | IACK   | M4     | ICAS    |
| B8     | ICKDMA  | E11    | IRQGT    | K2     | IBUSY  | M5     | ICSPRB  |
| B9     | ISELFRQ | E12    | IDACK3   | K3     | IVDD   | M6     | IIR3    |
| B10    | IIOCRY  | F1     | IA8      | K4     | IMRAS  | M7     | IIR4    |


## IV. Pin Description

| Name                     | Type | Description                                                           |
|--------------------------|------|-----------------------------------------------------------------------|
| ADD to AD7               | I/O  | CPU data and address bus.                                             |
| A8 to A9                 | I    | Lines 8, 9, 13, 14 and 15 of the system address bus.                  |
| A13 to A15               | I    |                                                                       |
| A16 to A19               | I/O  | Lines 16 to 19 of the CPU address bus.                                |
| S0B, S1B, S2B            | I    | CPU status bits.                                                      |
| ALE                      | 0    | Address Latch Enable.                                                 |
| DTR                      | 0    | Direction of the CPU data bus driver.                                 |
| DEN                      | 0    | Enable of the CPU data bus driver.                                    |
| IOR                      | I/O  | I/O read to System and from DMA.                                      |
| IOW                      | I/O  | I/O write to System and from DMA.                                     |
| MEMR                     | I/O  | Memory read to System and from DMA.                                   |
| MEMW                     | I/O  | Memory Write to System and from DMA.                                  |
| BEEP                     | 0    | Tone signal.                                                          |
| DIP1, DIP2, DIP4 to DIP8 | I    | DIP SWITCHES outputs which indicate the micro-computer configuration. |
| KBCLK                    | I/O  | Keyboard clock.                                                       |
| KBDT                     | I/O  | Keyboard data.                                                        |
| PWRGD                    | I    | Power Good. Used to generate the system reset.                        |
| RST                      | 0    | System Reset.                                                         |
| X141                     | I    | Pins for the connection of the 14.31818 MHz crystal oscillator.       |
| X140                     | 0    |                                                                       |


| Name                      | Type          | Description                                                                                                                 |
|---------------------------|---------------|-----------------------------------------------------------------------------------------------------------------------------|
| X24I<br>X24O              | I I<br>I O    | I Pins for the connection of the 20/30 MHz<br>I crystal oscillator.                                                         |
| CLK4                      | I O           | I 4.77MHz clock signal, 33% duty cycle.                                                                                     |
| CLK14                     | I O           | I 14.31818 MHz clock signal.                                                                                                |
| CLK88                     | I O           | I CPU clock signal, 33% duty cycle.                                                                                         |
| CKDMA                     | I O           | I 4.77 MHz, DMA clock signal, 50% duty cycle.                                                                               |
| RDY88                     | I O           | I CPU Ready signal.                                                                                                         |
| IR2I<br>to IR6I           | I E<br>I      | I Interrupt Request 2 to 6.                                                                                                 |
| INT88                     | I O           | I Interrupt request signal to CPU.                                                                                          |
| NMI                       | I O           | I CPU nonmaskable interrupt.                                                                                                |
| IOCRY                     | I I<br>I      | I I/O channel ready signal which permits to<br>I extend the CPU or DMA access cycles.                                       |
| IOCHCK                    | I I<br>I      | I Indicates the occurrence of an I/O channel<br>I error.                                                                    |
| DREQ0                     | I O           | I DMA Request 0.                                                                                                            |
| DACK0,<br>DACK2,<br>DACK3 | I I<br>I<br>I | I DMA Acknowledge 0, 2 and 3.                                                                                               |
| RDYDMA                    | I O           | I DMA ready signal.                                                                                                         |
| AEN                       | I O           | I Indicates active DMA.                                                                                                     |
| DMAAEN                    | I O<br>I      | I When DMA is active, this signal activates the<br>I drivers of the addresses provided by the DMA.                          |
| DNPI                      | I I<br>I      | I Interruption generated by the numerical proces-<br>I sor.                                                                 |
| SEMRDI                    | I I<br>I<br>I | I Indicates that no CPU wait state is to be<br>I generated at present access memory instruction<br>I for 8/10MHz operation. |
| EVENIO                    | I I/O         | I Parity bit from/to memory.                                                                                                |
| ENDVI                     | I I<br>I      | I Indicates that the maximum addressing capabili-<br>I ty of the DRAMs is 640 or 704 Kbytes.                                |
| NBAN                      | I I<br>I      | I Indicates whether 2 or 3 banks, of 256 Kbytes<br>I each are present.                                                      |

| Name                             | Type          | Description                                                                            |
|----------------------------------|---------------|----------------------------------------------------------------------------------------|
| CSPRB                            | I 0           | Chip Select of the BIOS EPROM.                                                         |
| CSPRP                            | I 0           | Chip Select of the protection EPROM.                                                   |
| PAREN                            | I I           | Disables the parity verification.                                                      |
| RAS0                             | I 0           | Row Address Strobe of bank 0.                                                          |
| RAS1                             | I 0           | Row Address Strobe of bank 1.                                                          |
| RAS2                             | I 0           | Row Address Strobe of bank 2.                                                          |
| SEL                              | I 0           | Controls the address mux of the DRAMs.                                                 |
| SAS                              | I 0           | Column Address Strobe.                                                                 |
| MRAS                             | I 0           | Indicates the selection of the RAM memory controlled by GACXT.                         |
| SELFREQ                          | I I           | Indicates whether, after reset, the CPU initiates operation at 4.77MHz or 8/10MHz.     |
| HRQ                              | I I           | DMA hold request.                                                                      |
| HOLDA                            | I 0           | DMA Hold Acknowledge.                                                                  |
| DMACS                            | I 0           | DMA Chip Select.                                                                       |
| RQGT                             | I I/O         | Request/Grant 0 to/from CPU.                                                           |
| CSINTA,<br>CSINTB                | I 0<br>I      | Chip Select of the serial interfaces A and B.                                          |
| EINTA,<br>EINTB                  | I I<br>I      | Enables the selection of the serial interfaces A and B.                                |
| ACK, PE,<br>BUSY, SLC1,<br>ERROR | I I<br>I<br>I | Control signals of the parallel interface.                                             |
| STRB, AUTFD,<br>INIT, SLC0       | I 0<br>I      | Status signals of the parallel interface.                                              |
| WPA                              | I 0<br>I      | Controls writing to the data bus of the serial interface.                              |
| TESTE                            | I I<br>I      | When low, GACXT enters test mode. During normal operation, this pin must be tied high. |
| VDD                              | I             | + 5 Volts power supply.                                                                |
| VSS                              | I             | Ground.                                                                                |

## VII. Block Diagram




This block generates, as well, the system reset from the PWRGD pin and the 4,77MHz clock signal. The PWRGD pin has a schmitt trigger at its input which permits to couple an RC circuit in order to reset automatically the system when the power supply is activated, as shown by the figure below:



The voltages  $V_{T+}$  and  $V_{T-}$  are presented in the section VI (DC Characteristics).

The following figure shows the operation of the preceding signals:



\* - CLOCK CHANGE AFTER ABOUT 030 02H