During the Command Phase of the Seek operation the FDC is in the FDC BUSY state, but during the Execution Phase it is in the NON BUSY state. While the FDC is in the NON BUSY state, another Seek Command may be Issued, and in this manner parallel seek operations may be done on up to 4 Drives at once.

If an FDD is in a NOT READY state at the beginning of the command execution phase or during the seek operation, then the NR (NOT READY) flag is set in Status Register 0 to a 1 (high), and the command is terminated.

Note that the 8272A Read and Write Commands do not have implied Seeks. Any R/W command should be preceded by: 1) Seek Command; 2) Sense Interrupt Status; and 3) Read ID.

RECALIBRATE

This command causes the read/write head within the FDD to retract to the Track 0 position. The FDC clears the contents of the PCN counter, and checks the status of the Track 0 signal from the FDD. As long as the Track 0 signal is low, the Direction signal remains 1 (high) and Step Pulses are issued. When the Track 0 signal goes high, the SE (SEEK END) flag in Status Register 0 is set to a 1 (high) and the command is terminated. If the Track 0 signal is still low after 77 Step Pulses have been issued, the FDC sets the SE (SEEK END) and EC (EQUIPMENT CHECK) flags of Status Register 0 to both 1s (highs), and terminates the command.

The ability to overlap RECALIBRATE Commands to multiple FDDs, and the loss of the READY signal, as described in the SEEK Command, also applies to the RECALIBRATE Command.

SENSE INTERRUPT STATUS

An Interrupt signal is generated by the FDC for one of the following reasons:

- 1. Upon entering the Result Phase of:
 - a. Read Data Command
 - b. Read a Track Command
 - c. Read ID Command
 - d. Read Deleted Data Command
 - e. Write Data Command
 - f. Format a Cylinder Command
 - g. Write Deleted Data Command
 - h. Scan Commands
- 2. Ready Line of FDD changes state
- 3. End of Seek or Recalibrate Command
- 4. During Execution Phase in the NON-DMA Mode

Interrupts caused by reasons 1 and 4 above occur during normal command operations and are easily discernible by the processor. However, interrupts caused by reasons 2 and 3 above may be uniquely identified with the aid of the Sense Interrupt Status Command. This command when issued resets the interrupt signal and via bits 5, 6, and 7 of Status Register 0 identifies the cause of the interrupt.

Neither the Seek or Recalibrate Command have a Result Phase. Therefore, it is mandatory to use the Sense Interrupt Status Command after these commands to effectively terminate them and to provide verification of the head position (PCN).

Table 11. Seek, Interrupt Codes

	1		-
SEEK END	INTERR	UPT CODE	
BIT 5	BIT 6	BIT 7	CAUSE
0	1	1 .	Ready Line changed state, either polarity
1	0	0	Normal Termination of Seek or Recalibrate Command
1	1	0	Abnormal Termination of Seek or Recalibrate Command

SPECIFY

The Specify Command sets the initial values for each of the three internal timers. The HUT (Head Unload Time) defines the time from the end of the Execution Phase of one of the Read/Write Commands to the head unload state. This timer is programmable from 16 to 240 ms in increments of 16 ms (01 = 16 ms, 02 = 32 ms.... OF = 240 ms). The SRT (Step Rate Time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms in increments of 1 ms (F = 1 ms, E = 2 ms, D = 3 ms, etc.). The HLT (Head Load Time) defines the time between when the Head Load signal goes high and when the Read/Write operation starts. This timer is programmable from 2 to 254 ms in increments of 2 ms (01 = 2 ms, 02 = 4 ms, 03 = 6 ms.... FE = 254 ms).

The step rate should be programmed 1 mS longer than the minimum time required by the drive.

The time intervals mentioned above are a direct function of the clock (CLK on pin 19). Times indicated above are for an 8 MHz clock, if the clock was reduced to 4 MHz (mini-floppy application) then all time intervals are increased by a factor of 2.

The choice of DMA or NON-DMA operation is made by the ND (NON-DMA) bit. When this bit is high (ND = 1) the NON-DMA mode is selected, and when ND = 0 the DMA mode is selected.

SENSE DRIVE STATUS

This command may be used by the processor whenever it wishes to obtain the status of the FDDs. Status Register 3 contains the Drive Status information.

INVALID

If an Invalid command is sent to the FDC (a command not defined above), then the FDC will terminate the command. No interrupt is generated by the 8272A during this condition. Bit 6 and bit 7 (DIO and RQM) in the Main Status Register are both high ("1") indicating to the processor that the 8272A is in the Result Phase and the contents of Status Register 0 (ST0) must be read. When the processor reads Status Register 0 it will find an 80H indicating an invalid command was received.

A Sense Interrupt Status Command must be sent after a Seek or Recalibrate interrupt, otherwise the FDC will consider the next command to be an Invalid Command.

In some applications the user may wish to use this command as a No-Op command, to place the FDC in a standby or no operation state.

8272A

Table 12. Status Registers

	BIT		DESCRIPTION
NO.	NAME	SYMBOL	a projecto A
			S REGISTER 0
D ₇	Interrupt Code	IC	D ₇ = 0 and D ₆ = 0 Normal Termination of Command, (NT). Command was completed and properly executed.
D ₆			D_7 = 0 and D_8 = 1 Abnormal Termination of Command, (AT). Execution of Command was started, but was not successfully completed.
			D ₇ = 1 and D ₆ = 0 Invalid Command Issue, (IC). Command which was Issued was never started.
		•	D_7 = 1 and D_6 = 1 Abnormal Termination because during command execution the ready signal from FDD changed state.
D ₅	Seek End	SE	When the FDC completes the SEEK Command, this flag is set to 1 (high).
D ₄	Equipment Check	EC	If a fault Signal is received from the FDD, or if the Track 0 Signal fails to occur after 77 Step Pulses (Recalibrate Command) then this flag is set.
D ₃	Not Ready	NR	When the FDD is in the not-ready state and a read or write command is issued, this flag is set. If a read or write command is issued to Side 1 of a single sided drive, then this flag is set.
D ₂	Head Address	HD	This flag is used to indicate the state of the head at Interrupt.
D ₁	Unit Select 1	US 1	These flags are used to indicate a
D ₀	Unit Select 0	US 0	Drive Unit Number at Interrupt
	,	STATU	S REGISTER 1
D ₇	End of Cylinder	EN	When the FDC tries to access a Sector beyond the final Sector of a Cylinder, this flag is set.
D ₆			Not used. This bit is always 0 (low).
D ₅	Data Error	DE	When the FDC detects a CRC error in either the ID field or the data field, this flag is set.
D ₄	Over Run	OR	If the FDC is not serviced by the main-systems during data transfers, within a certain time interval, this flag is set.
D ₃			Not used. This bit always 0 (low).
D ₂	No Data	ND	During execution of READ DATA, WRITE DELETED DATA or SCAN Command, if the FDC cannot find the Sector specified in the IDR Register, this flag is set.
			During executing the READ ID Com- mand, if the FDC cannot read the ID field without an error, then this flag is set.
			During the execution of the READ A Cylinder Command, if the starting sector cannot be found, then this flag is set.

	BIT		DECCRIPTION .			
NO.	NAME	SYMBOL	DESCRIPTION			
		STATUS RE	GISTER 1 (CONT.)			
D ₁	Not Writable	NW	During execution of WRITE DATA, WRITE DELETED DATA or Format / Cylinder Command, if the FDC detects a write protect signal from the FDD, then this flag is set.			
D ₀	Missing Address Mark	MA	If the FDC cannot detect the ID Address Mark after encountering th index hole twice, then this flag is se			
			If the FDC cannot detect the Data Address Mark or Deleted Data Address Mark, this flag is set. Also at the same time, the MD (Missing Address Mark in Data Field) of Status Register 2 is set.			
		STATUS	REGISTER 2			
D ₇			Not used. This bit is always 0 (low).			
D ₆	Control Mark	СМ	During executing the READ DATA of SCAN Command, if the FDC encounters a Sector which contains a Deleted Data Address Mark, this flag is set.			
D ₅	Data Error in Data Field	DD	If the FDC detects a CRC error in the data field then this flag is set.			
D ₄	Wrong Cylinder	wc	This bit is related with the ND bit, and when the contents of C on the medium is different from that store in the IDR, this flag is set.			
D ₃	Scan Equal Hit	SH	During execution, the SCAN Command, if the condition of "equal" is satisfied, this flag is set			
D ₂	Scan Not Satisfied	SN	During executing the SCAN Command, if the FDC cannot find a Sector on the cylinder which meets the condition, then this flag is set.			
D ₁	Bad Cylinder	BC	This bit is related with the ND bit, and when the content of C on the medium is different from that store in the IDR and the content of C is FF, then this flag is set.			
D ₀	Missing Address Mark in Data Field	MD	When data is read from the medium if the FDC cannot find a Data Address Mark or Deleted Data Address Mark, then this flag is set.			
		STATU	S REGISTER 3			
D ₇	Fault	FT	This bit is used to indicate the status of the Fault signal from the FDD.			
D ₆	Write Protected	WP:	This bit is used to indicate the status of the Write Protected signal from the FDD.			
D ₅	Ready	RDY	This bit is used to indicate the statu- of the Ready signal from the FDD.			
D ₄	Track 0	TO	This bit is used to indicate the statu of the Track 0 signal from the FDD.			
D ₃	Two Side	TS	This bit is used to indicate the statu of the Two Side signal from the FDD			
D ₂	Head Address	HD	This bit is used to indicate the statu of Side Select signal to the FDD.			
D ₁	Unit Select 1	US 1	This bit is used to indicate the statu of the Unit Select 1 signal to the FDD			
D ₀	Unit Select 0	US 0	This bit is used to indicate the statu of the Unit Select 0 signal to the FDC			

8272A

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature	0°C to +70°C
Storage Temperature	40°C to +125°C
All Output Voltages	0.5 to +7 Volts
All Input Voltages	0.5 to +7 Volts
Supply Voltage V _{CC}	
Power Dissipation	1 Watt

NOTICE: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS $(T_A = 0 \, ^{\circ}\text{C to} + 70 \, ^{\circ}\text{C}, V_{CC} = +5 \, \text{V} \pm 10 \, \%)$

		Limits			Test	
Symbol	Parameter	. Min.	Max.	Unit	Conditions	
VIL	Input Low Voltage	-0.5	- 0.8	V		
-V _{IH}	Input High Voltage	2.0	V _{CC} + 0.5	- v		
VoL	Output Low Voltage		0.45	V	I _{OL} = 2.0 mA	
V _{OH}	Output High Voltage	2.4	Vcc	V	$I_{OH} = -400 \mu A$	
Icc	V _{CC} Supply Current	•	120	′ mA		
I _{IL}	Input Load Current (All Input Pins)		10 - 10	μ Α μ Α	V _{IN} = V _{CC} V _{IN} = 0V	
- ILOH	High Level Output Leakage Current		10	μΑ	V _{OUT} = V _{CC}	
IOFL	Output Float Leakage Current		±10	μΑ	0.45V ≤ V _{OUT} ≤ V _{CC}	

CAPACITANCE (T_A = 25°C, f_c = 1 MHz, V_{CC} = 0V)

Symbol		Limits			Test	
	Parameter	Min.	Max.	Unit .	Conditions	
C _{IN(Φ)}	Clock Input Capacitance		20	. pF	All Pins Except	
CIN	Input Capacitance		· 10	pF	Pin Under Test Tied to AC	
C _{VO}	Input/Output Capacitance	-	20	pF	Ground	

A.C. CHARACTERISTICS $(T_A = 0 \, ^{\circ}\text{C to } + 70 \, ^{\circ}\text{C}, V_{CC} = +5.0 \, ^{\vee} \pm 10 \, ^{\vee})$

CLOCK TIMING

Symbol	Parameter	Min.	Max.	Unit	Notes
ICY	Clock Period .	120	500	ns	Note 5
†CH	Clock High Period	40		ns	Note 4, 5
tRST	Reset Width	14		tcy	

READ CYCLE

tar	Select Setup to RD↓	0		ns	
tra	Select Hold from RDt	0		ns	
IRR	RD Pulse Width	250		ns	
IRD	Data Delay from RD+		200	ns	
tDF	Output Float Delay	20	100	ns	

8272A


CHARACTERISTICS (Continued) (T_A = 0 °C to +70 °C, V_{CC} = +5.0V ± 10%)

Symbol	Parameter	Typ.1	Min.	Max	Unit	Notes
	Select Setup to WR4		0		ns	
law	Select Hold from WRt		0		ns	
twa .	WR Pulse Width		250		ns	
hww	Data Setup to WR1		150		ns	
tDW	Data Hold from WRt		5		ns	
twD	Data Hold from WAI	anne de la companya d				
NTERRUPTS	55.			500	ns	Note 6
tRi	INT Delay from RD1	-		500	ns	Note 6
twi	INT Delay from WR1					
AMO			1 1		μs	Note 6
TROCY	DRQ Cycle Period		13	200	ns	
1AKRO	DACKI to DRQI			200	ns	Note 6
TROR	DROf to RD		800		ns	Note 6
IROW	DRQ1 to WR4		250	12	+	Note 6
IRCRW	DRQt to RDt or WRt				μs	11010
FDD INTERFACI	F					
	WCK Cycle Time	2 or 4			μS	MFM = 0 Note 2
*WCY		1 or 2	-	350	ns	
twch	WCK High Time	250	. 80	100	ns	
1CP	Pre-Shift Delay from WCKf		20	100	ns	
*CD	WDA Delay from WCK1		20	100	ns	
PWDD	Write Data Width		twcH - 50	100	ns	
TWE	WET to WCKT or WE+ to WCK+ Delay		20	100	1	MFM = 0
*WWCY	Window Cycle Time	1			μS	MFM = 1
twRD	Window Setup to RDD1		15	<u> </u>	ns	
TRDW	Window Hold from RDDI		15		ns	
	RDD Active Time (HIGH)		40		ns	
tRDD						
FDD SEEK/DIR	US _{0,1} Setup to RW/SEEK1		12		μS	Note 6
tus	US _{0.1} Hold after RW/SEEK		15		μS	Note 6
tsu	RW/SEEK Setup to LCT/DIR		7		μS	Note 6
tsD	RW/SEEK Hold from LCT/DIR	•	30		μS	Note 6
tDS			1		μS	Note 6
EDST	LCT/DIR Setup to FR/STEP1		- 24		μS	Note 6
tSTD	LCT/DIR Hold from FR/STEP		5		μS	Note 6
tSTU	DS _{2,1} Hold from FR/Stepl	5	1		μS	Note 6
tSTP	STEP Active Time (High)		33		μS	Note 3, 6
tsc	STEP Cycle Time		8	10	μS	Note 6
tFR	FAULT RESET Active Time (High)	10	1		tCY	
tiDX	INDEX Pulse Width Terminal Count Width		1		ICY	
ITC	1 Terminal Count Within					·
NOTES:	es for TA = 25°C and nominal supply voltage.					2.00


- 3. tSC = 33 μ s min. is for different drive units. In the case of same unit, tSC can be ranged from 1 ms to 16 ms with 8 MHz clock period, and 2 ms to 32 ms with 4 MHz clock, under software control.
- 5. At 4 MHz, the clock duty cycle may range from 16% to 76%. Using an 8 MHz clock the duty cycle can range from 32% to 52%. Duty cycle is defined as: D.C. = 100 (tCH + tCY) with typical rise and fall times of 5 ns.
- 6. The specified values listed are for an 8 MHz clock period. Multiply timings by 2 when using a 4 MHz clock period. and the state of t

8272A


A.C. TESTING INPUT, OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT



WAVEFORMS




6 dk = 1/2 µs


MANUAL DE CI's 1

intel


8272A


WAVEFORMS (Continued)






13 µs -> DRQ







8272A

WAVEFORMS (Continued)







8272A

WAVEFORMS (Continued)

